We had Makerchip IDE, TL-Verilog, Day wise Slack channels, Classroom GitHub and VSD-IAT – All of them so seamlessly integrated that every participant followed the loop and there you go. Out of 110 participants, 35 participants built entire basic RISC-V CPU core which is close to 30% participants, and all in 5-days
@Yash joined our research project group under VSD Research internship program which runs for 8-weeks. He was supposed to explore openRAM memory compiler flow, develop all custom cells required by openRAM using OSU180nm and generate 4kB SRAM with an access time of 2.5ns
After 9-years of extensive research on VLSI students learning patterns and multiple 5-days workshop with students and professionals all over world, below image displays 6 critical components of a remarkably successful VSD workshop. I am measuring success in terms of placements, interviews, fundamentals revision and job changes by professionals.
Finally, it is out – VSD has its own internship program with loads of fun learning and career growth. The day, like 4 years back, when we had sketched below idea, now seems to be a reality.
NPTEL presents you this fantastic opportunity to interact with Industry Expert Mr. Kunal P Ghosh, Director, and co-founder of VLSI System Design (VSD) Corp. Pvt. Ltd. on 07th March 2020 at 6 PM over a live session on topic – Transforming the Silicon Industry Through Open-Source.
As per huge request from students and working professionals from all over places, VSD is conducting another “VLSI SoC design workshop using open-source EDA tools” from 19th-23rd February, which has only 1-working day, and rest all are holidays. Below link has detailshttps://www.vlsisystemdesign.com/upcoming-event/
Talk by Puneet Goel on ” Embedded UVM – Enabling Multicore Test benches”
VSOpen 2019 Demo 3: BOOM: The Berkeley Out-of-Order Machine by Berkeley University. Superscalar RISC-V OoO core
Fully integrated in Rocket Chip ecosystem, ~18K LoC of open-source Chisel, Parameterizable generator
The Raven chip: First-time silicon success with Qflow and Efabless Raven is a open-source top-level SoC design based […]
Biodata: Daniel has worked in Silicon Valley for the past 35 years with semiconductor manufacturers, electronic design automation software, and semiconductor intellectual property companies. Daniel […]
