– 没有你的支持,这是不可能的

our company to move from LMS (Learning Management System) to EMS (EDA Management System), and finally we envision, very soon to be in DMS (Design Management System).Talking about ‘vsdflow’, it’s the main theme of this paper, and if I had to describe it in few lines, it’s a ‘plug and play (PnP)’ EDA management system, built for chip designers to implement their ideas and convert to GDSII.

Continue reading

read_sdc – clock constraints

read_sdc is been considered as a very critical command in EDA world, as this is the command which defines your specifications, and if not written and interpreted correctly, can lead a huge delay in tapeout cycle.

Continue reading

set_multi_cpu_usage -localCpu 8

Looks like a very popular EDA command, isn’t it? Yes, it is. Well, this command actually is just an interface for users. At the back-end, there is a C++14 code which gets executed and runs multi threading timing analysis. I know this, because I have been actively taking workshops and […]

Continue reading

Common clock path pessimism removal (CPPR) – Part 1

Hello Let me quote “Winston S Churchill”, who said “A pessimist sees the difficulty in every opportunity; an optimist sees the opportunity in every difficulty.”  So pessimism is not good, and so is true for a timing path as well. 🙂 With On-Chip variation, we might introduce extra pessimism in […]

Continue reading

Clk-to-q delay, library setup and hold time – Part 2

Hello, This is in continuation to the previous post, where I explained about transistor level implementation of negative and positive latch. In this post, I will showing images on transistor level implementation of flip-flop and finally, we will nail down the 3 terms i.e. clk-to-q delay, library setup and library […]

Continue reading

Clk-to-q delay, library setup and hold time – Part 1

Hello, I have been receiving multiple queries on what is clk-to-q delay, how’s it different from library setup time and library hold time, etc. I mentioned in my discussions, that the videos on CMOS digital circuit will be uploaded soon, but looks like, it might take some time, and hence […]

Continue reading