read_sdc – clock constraints

Hi
read_sdc is been considered as a very critical command in EDA world, as this is the command which defines your specifications, and if not written and interpreted correctly, can lead a huge delay in tapeout cycle. While a lot goes into the making for this proc (I know since I already have worked for an EDA company), I have written one to map this command with open source STA tool Opentimer.
The job of read_sdc is to convert any SDC command to an internal STA tool command. The STA tool can be anything. It’s the job of the respective EDA vendor, that it maps SDC command to its STA engine and interpret it correctly. Below image sums it all –
Let’s take an example of clock constraints, and the same (more or less) can be mapped to input and output constraints.
create_clock constraints
The critical part of this constraint is how Opentimer interprets duty cycle. In below image, the clock keyword denotes the single clock signal <PI> of the design. The <clock period> is a decimal specifying the total time of one rise and fall transition of the clock signal. The <low %> is decimal specifying the percentage of <clock period> where the clock signal is low. By default, the clock signal starts low and rises at the appropriate time. For example, if <clock period> is 1600ps and <low %> is 40, then the clock signal rises at 640ps
This is resolved using the ‘expr’ TCL command, on elements indexed shown in above image. This is needed, because the way we define duty cycle in SDC command “create_clock” is exactly reverse
Next, let’s look into clock latency command:
set_clock_latency constraints
set_clock_latency command maps to ‘at’ command internal to Opentimer, shown in below image. The at keyword denotes the arrival time at a primary input <PI>. The <early rise at> field specifies the early rise arrival time of <PI>. The <early fall at> field specifies the early fall arrival time of <PI>. The <late rise at> field specifies the late rise arrival time of <PI>. The <late fall at> field specifies the late fall arrival time of <PI>.
The above TCL snippet collects all latency elements of “set_clock_latency” command for a particular clock, arranges it in horizontal format, and appends the clock port name and ‘at’ keyword.
Finally, we have clock transition command.
set_clock_transition command
set_clock_transition command maps to ‘slew’ command in Opentimer, shown in below image. The slew keyword denotes the input slew at <PI>. The <early rise slew> field specifies the early rise slew of <PI>. The <early fall slew> field specifies the early fall slew of <PI>. The <late rise slew> field specifies the late rise slew of <PI>. The <late fall slew> field specifies the late fall slew of <PI>.
The only difference between set_clock_latency snippet and above set_clock_transition snippet is the search keyword and append keyword. This time, as highlighted above, its ‘set_clock_transition’ and ‘slew’
The above TCL read_sdc proc do prove that ‘Learning is FREE’. The recent critics on my style of learning – that I do not use standard EDA tools for teaching – can be resolved by just writing procs for important commands using open source EDA tools, and provide a EDA similar user interface.
So you have commands now, you know how to create these commands and you know how these commands behave in real world. What else you need, name it, and I will build something around it
Really Thankful to all of you for your wonderful feedback that’s helping us to push our limits and create something new…Appreciate your efforts to help us

Registration for Ethical RISC-V IoT Workshop

Welcome to Ethical RISC-V IoT Workshop

The “Ethical RISC-V IoT Workshop” at IIIT Bangalore, organized in collaboration with VSD, is a structured, educational competition aimed at exploring real-world challenges in IoT and embedded systems. Participants progress through three stages: building an application, injecting and managing faults, and enhancing application security. The event spans from May 9 to June 15, 2024, culminating in a showcase of top innovations and an award ceremony. This hands-on hackathon emphasizes learning, testing, and securing applications in a collaborative and competitive environment.

Rules :
  1. Only for Indian Student whose college is registered under VTU
  2. Only team of 2 members can Register
  3. Use only VSDSquadron Mini resources for product development
Awards :
  1. Prize money for final 10 Team
  2. 3 Winner team’s Product will be evaluated for Incubation
  3. 7 consolation prizes
  4. Completion Certificate to final round qualifier
  5. Chance to build a Proud Secured RISC-V Platform for India

Date for Registration : 9th May - 22nd May, 2024
Hackathon Inauguration : 23rd May 2024

VSDSquadron (Educational Board)

VSDSquadron, a cutting-edge development board based on the RISC-V architecture that is fully open-source. This board presents an exceptional opportunity for individuals to learn about RISC-V and VLSI chip design utilizing only open-source tools, starting from the RTL and extending all the way to the GDSII. The possibilities for learning and advancement with this technology are limitless.

Furthermore, the RISC-V chips on these boards should be open for VLSI chip design learning, allowing you to explore PNR, standard cells, and layout design. And guess what? vsdsquadron is the perfect solution for all your needs! With its comprehensive documentation and scalable labs, thousands of students can learn and grow together.

VSD HDP (Hardware Design Program) Duration-10 Week

With VSD Hardware Design Program (VSD-HDP),  you have the opportunity to push the boundaries of what exist in open source and establish the new benchmark for tomorrow.

It will leverage your degree in Electrical or Computer Engineering to work with

  • Programmable logic
  • Analog/ digital IP
  • RISC-V
  • Architecture & microprocessors
  • ASICs and SoCs on high-density digital or RF circuit cards
  • Gain hands-on knowledge during design validation and system integration.

Sounds exciting to just get started with expert mentors, doesn’t it? But we are looking for the next generation of learners, inventors, rebels, risk takers, and pioneers.

“Spend your summer working in the future !!”

Outcomes of VSD Online Research IP Design Internship Program

  1. Job opportunities in Semiconductor Industry
  2. Research work can be submitted to VLSI International journals
  3. Participate in Semiconductor International Conference with Internship Research Work
  4. Paper Publications in IEEE Conference and SIG groups
  5. Tape out opportunity and IP Royalty
  6. Interact with world class Semiconductor designer and researchers
  7. Academic professions where more research projects are encouraged.
  8. All the above research and publication work will help colleges and institutes to improve accreditation levels.

Know More Information

VSD – Intelligent Assessment Technology (VSD-IAT)

VSD – Intelligent Assessment Technology (VSD-IAT) is expertly built training platform and is suited for designer requirements. Semiconductor companies understand the value of training automation and Engineer performance enhancement, and do not need to be convinced of the impact of a virtual platform for learning. VSD trainings are quick, relevant, and easy to access from any device at any time zone.

VSD Intern Webinars

VSD Interns made it happen !!

VSD is working towards creating innovative talent pool who are ready to develop design and products for the new tech world. VSD believes in “Learning by doing principle” , and always prepare the student to apply the knowledge learned in the workshops, webinars and courses. We always push our students to work on new designs, test it and work continuously till it becomes the best performing design. Any student who enrolls to VSD community starts working with small design and grows with us and develops a tapeout level design with complete honesty and dedication towards the Work !!

Check out VSD Interns Achievement!

VSDOpen Online Conference

Welcome to the World’s only online conference in Semiconductor Industry VSDOpen Conference. With enormous support and global presence of audience from different segments of industrial lobby and academia made a highly successful event. Evolution is change in the genetic makeup of a population over time, online conference is one kind evaluation everyone adapt soon. 

  • VSDOpen 2022 is an online conference to share open-source research with the community and promote  hardware design mostly done by the student community.
  • VSDOpen 2022 is based on the theme “How to lower the cost to learn, build, and tapeout chips ?”  , which will provide a platform to community to build stronger designs and strengthen the future of Chip design.
  • VSDOpen is envisioned to create a community based revolution in semiconductor hardware technology.
  • The open source attitude is required to bring out the talent and innovation from the community who are in remote part of world and have least access to the technologies.  And now Google support will help to bring the vision to execution by VSD team

VSD Online Course by Kunal Ghosh

VSD offers online course in complete spectrum of vlsi backend flow from RTL design, synthesis and Verification, SoC planning and design, Sign-off analysis, IP Design, CAD/EDA automation and basic UNIX/IT, Introduction to latest technology – RISC-V, Machine intelligence in EDA/CAD, VLSI Interview FAQ’s.

Current Reach – As of 2021, VSD and its partners have released 41 online VLSI courses and was successfully able to teach  ~35900 Unique students around 151 countries in 47 different languages, through its unique info-graphical and technology mediated learning methods.

Enquiry Form