Coverage Driven Functional Verification on RISC-V Cores

Design Verification is critical to proving functional correctness and establishing confidence in a design. Several studies from industry and academia, particularly over the course of the last two decades, have explored various verification methodologies that fall somewhere between dynamic or purely static formal approaches.

Random stimulus methods perform better because they eventually cover many cases. Most new ideas in dynamic verification over the last two decades have largely been towards semi formal verification methodologies such as coverage driven verification and constrained test generation. In this paper, we explore an approach to dynamic functional verification that we use at the RISE lab, IIT Madras for the verification of the RISC-V based Shakti cores.

This paper is presented by Lavanya J., Anmol Sahoo and P. George from IIT Madras.

Do you wanna know more about this? Here’s the invitation to “VSDOpen – First ever online VLSI conference”

Register here

Posted in Conference, VSDOpen 2018 Conference papers.

Leave a Reply

Your email address will not be published. Required fields are marked *


This site uses Akismet to reduce spam. Learn how your comment data is processed.