Skip to content
VLSI System Design Logo
  • Home
  • Products
    • VSDSquadron
    • Courses
    • VSD-IAT
    • VSD-HDP
    • VSD-HDP Success Stories
    • VSD IP Specs
      • IP Specs
      • IP by Interns
    • VSD Tapeout
    • VSD Hackathon Series
    • VSD Library
    • Let Knowledge Win!!
  • Blogs
    • VSD latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • VSDOpen
    • 2022
    • Collaboration Sponsor
    • 2021
    • 2020
    • 2019
    • 2018
  • About VSD
    • About us
    • Past Events
    • Upcoming Event…
    • Terms and Conditions
  • Explore

Monthly Archives: February 2017

Euler’s path, euler’s circuit, pull-up, pull-down, vlsi layout – Are all connected? – Part1

Yes….they are….Find out more about it in my custom Layout course: While you still decide to take my layout course or not, I would like […]

Continue reading

Hey, its time you take charge of your design!!

….And this is something which I can show you using the newly launched open-source EDA tool “eSim (FOSSEE IITB Project)”. Let’s assume for a moment, […]

Continue reading

eSim Tool – From 2015 Vision to 2017 Reality

If you had been following me on linkedin or Udemy, you would have had received an announcement from me in the year 2015, where I […]

Continue reading

Let’s talk about currents – Punch through effect..

And it’s important, as this will set a back-ground for my upcoming new course on “CCS Timing Libraries”. So, in my last blog, we talked […]

Continue reading

Did you scale down? – high interconnect impedance – CCS timing!!

You see how every sentence in the title is connected!!! As you are aware about the big launch on “CCS Library” course, I just wanted […]

Continue reading

vlsisystemdesign.com – re-created, revamped and re-published – its cooler now!!

vlsisystemdesign.com – The website which started with basic hand-drawn diagrams and blogs is now being re-created, revamped and re-published. This time, it more cooler and […]

Continue reading

Timing libraries – This is where body and soul meets…!!

Get geared up for my next “to be” launched course on CCS timing libraries – Constructs and characterization. Let me be a bit frank here […]

Continue reading

“20ps < clock_tran < 60ps”, ever wondered what’s the real reason?

I am sure you must have…. This blog will just walk you through the reasons using cool images from my latest course on “Static Timing […]

Continue reading

Latch timing – Beg, borrow or steal !!

Sounds crude … This is how it functions. Well, in my opinion, it’s not as crude as it sounds, but a very smart way to […]

Continue reading

Myself, Reset Synchronizer – I synchronize the asynchronous

Hi Everyone, My name is ‘Reset Synchronizer’. I have been tasked to do a very specific job. Though, I look to be a very small […]

Continue reading

Post navigation

1 2 Next »

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme
Facebook
Twitter
YouTube
YouTube
LinkedIn