Tim Edwards – VLSI System Design

150+ students have decided to upskill in VLSI

And that’s where VSD must play an especially important role to bring in latest and greatest VLSI skills to you, atleast in the field of open-source hardware. VSD owes a lot to VLSI community and hence has planned 3 exclusive cloud lab-based VLSI workshops on 3 important topics, with top 3 expert instructors from around globe, having more than 2 decades of experience – Tim Edwards, Steve Hoover, and Prof. Mohamed Shalan

Open-source EDA tool development with lab exercises using Sky130 pdk’s by Google/Skywater
RISC-V micro-architecture using transaction level – Verilog with lab exercises on Makerchip Platform
SoC and Physical Design using Automated RTL2GDS OpenLANE tool with lab exercises using demo design and Sky130 pdk’s.

2nd mile-stone in field open-source (open-lane EDA + Google/Sky130)

@Nickson joined our research project group under VSD Research internship program which runs for 8-weeks. He was supposed to develop flow for standard cell design and characterization using all open-source tools – magic/ngspice, then plug those standard cells into open-source PNR flow by open-lane, and benchmark RTL2GDS flow results. This needed a knowledge, not only of PNR, but device physics, custom layout, DRC/LVS and then (finally) Physical design/STA.

Mixed-signal PNR flow using openlane/sky130nm process

GitHub is the new Resume for VLSI industry

Re-define pad placement using open-source EDA

Hey There – Think about it!!! Last week, we shared our idea and vision of “How to define the width and height of core and […]

Opensource hierarchical physical design update on RISC-V SoC

Few months back, I had posted the below floorplan of picoSoC, which is a simple (yet powerful) example of SoC using picoRV32, which can run code directly from SPI flash chip and can be used as a turn-key solution for trivial tasks in ASIC and FPGA designs

From VLSI to System Design (SoC) – The choice of SPI

SPI model is a master/slave model. There’s some SPI master which determines who gets to transmit and who gets to receive. The output from SPI master is called MOSI (Master Out Slave In). If you have 2 slaves, slave 1 and slave 2, as shown below, MOSI goes to all the slaves .Then you have another line MISO (Master In Slave Out). All the wires are connected, as shown in below image. Then you have a master only function called SCLK, which goes to all the slaves. Now also, there must be a slave select (SS) for S1 and a slave select for S2.

From RISC-V architecture to Layout – Coming Soon

A high-level program, like swap.c as shown below is first converted to an assembly language program (RISC-V in below example) using compiler. This assembly language is converted to binary machine language program using an assembler. This level of abstraction of your application using high-level programming languages like C, C++, Java or Visual Basic, proves to be a great idea to improve design

Tag Archives: Tim Edwards

2nd mile-stone in field open-source (open-lane EDA + Google/Sky130)

Mixed-signal PNR flow using openlane/sky130nm process

Re-define pad placement using open-source EDA

Opensource hierarchical physical design update on RISC-V SoC

From VLSI to System Design (SoC) – The choice of SPI

VSDSquadron (Educational Board)

VSD HDP (Hardware Design Program) Duration-10 Week

VSD – Intelligent Assessment Technology (VSD-IAT)

VSD Intern Webinars

VSD Interns made it happen !!

VSDOpen Online Conference

VSD Online Course by Kunal Ghosh

Enquiry Form