Skip to content
VLSI System Design Logo
  • Home
  • VSD Course
    • Courses
    • Design at $0
    • Projects
    • Workshop with EICT Academy IIT Guwahati
  • Blogs
    • VSD Video blog
    • VSD latest Blogs
    • VSD (Initial phase)
  • VSDOpen
    • 2019
    • VSDOpen 2019 Keynote & Virtual Demo
    • 2018
    • VSDOpen 2018 Keynote & Paper
  • About us !
    • About us
    • VSD Library
    • Projects
    • Past Events
    • Upcoming Event…
    • Sign-up
  • Explore

Tag Archives: required arrival time

Report QOR (Quality Of Results)

Above images plays a huge role in closing on gaps between a tool user (customers who use the tool) and product engineer/manager (one who manages the tool TCL interface)

Continue reading

First things first – Timing Graph – Part 2

Hello Now that we know what a timing graph is, let me unveil actual arrival time (AAT), required arrival time (RAT) and slack. We have […]

Continue reading

First things first – Timing graph- part 1

Hello This is like the ‘Batman’ of static timing analysis. We have heard stories about it but never seen it. The reasons, this comes more […]

Continue reading

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme