Skip to content
VLSI System Design Logo
  • Home
  • VSD Course
    • Courses
    • Design at $0
    • Projects
    • Workshop with EICT Academy IIT Guwahati
  • Blogs
    • VSD Video blog
    • VSD latest Blogs
    • VSD (Initial phase)
  • VSDOpen
    • 2019
    • VSDOpen 2019 Keynote & Virtual Demo
    • 2018
    • VSDOpen 2018 Keynote & Paper
  • About us !
    • About us
    • VSD Library
    • Projects
    • Past Events
    • Upcoming Event…
    • Sign-up
  • Explore

Tag Archives: data required time=1.143ns

Common clock path pessimism removal (CPPR) – Part 4

Hello And you thought we are done with CPPR… No … not yet … We haven’t done the “Hold” analysis yet. Its simple, but its […]

Continue reading

Common clock path pessimism removal (CPPR) – Part 3

Hello It’s been 5 days since my last post (and that was intentional). I wanted to go slow on this topic, as this is an […]

Continue reading

Common clock path pessimism removal (CPPR) – Part 2

Hello Hope everyone had a good weekend :)! And the reason for this post is to help friends and people in my circle to crack […]

Continue reading

Common clock path pessimism removal (CPPR) – Part 1

Hello Let me quote “Winston S Churchill”, who said “A pessimist sees the difficulty in every opportunity; an optimist sees the opportunity in every difficulty.”  […]

Continue reading

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme