Skip to content
VLSI System Design Logo
  • Home
  • Products
    • VSDSquadron
    • Courses
    • VSD-IAT
    • VSD-HDP
    • VSD-HDP Success Stories
    • VSD IP Specs
      • IP Specs
      • IP by Interns
    • VSD Tapeout
    • VSD Hackathon Series
    • VSD Library
    • Let Knowledge Win!!
  • Blogs
    • VSD latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • VSDOpen
    • 2023
    • 2022
    • Collaboration Sponsor
    • 2021
    • 2020
    • 2019
    • 2018
  • About VSD
    • About us
    • Past Events
    • Upcoming Event…
    • Terms and Conditions
  • Explore

Tag Archives: ‘Batman’ of static timing analysis

First things first – Timing Graph – Part 2

Hello Now that we know what a timing graph is, let me unveil actual arrival time (AAT), required arrival time (RAT) and slack. We have […]

Continue reading

First things first – Timing graph- part 1

Hello This is like the ‘Batman’ of static timing analysis. We have heard stories about it but never seen it. The reasons, this comes more […]

Continue reading

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme
Facebook
Twitter
YouTube
YouTube
LinkedIn