X

Wanna Know how to build custom RISC-V core for Products!!

Register Now
Skip to content
VLSI System Design Logo

Open to Innovate

  • Home
  • Products
    • VSDSquadron
    • Courses
    • VSD-IAT
    • VSD-HDP
    • VSD-HDP Success Stories
    • VSD IP Specs
      • IP Specs
      • IP by Interns
    • VSD Tapeout
    • VSD Hackathon Series
    • VSD Library
    • Let Knowledge Win!!
  • Blogs
    • VSD latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • VSDOpen
    • 2023
    • 2022
    • Collaboration Sponsor
    • 2021
    • 2020
    • 2019
    • 2018
  • About VSD
    • About us
    • Past Events
    • Upcoming Event…
    • Terms and Conditions
  • Explore

Tag Archives: route clock pins

Default-Rules Based Clock Tree Synthesis in open-source EDA

For hierarchical designs ~500k instance count, participants are expected to develop code which will build clock tree for a design which has close to ~50k sequential flip-flops using default routing rules

Continue reading

Blogs

© Copyright 2017 VLSI System Design CorporationTerms and Conditions
A SiteOrigin Theme
Facebook
Twitter
YouTube
YouTube
LinkedIn