Skip to content
VLSI System Design Logo
  • Home
  • VSD Course
    • Courses
    • Design at $0
    • Projects
    • Workshop with EICT Academy IIT Guwahati
  • Blogs
    • VSD Video blog
    • VSD latest Blogs
    • VSD (Initial phase)
  • VSDOpen
    • 2019
    • VSDOpen 2019 Keynote & Virtual Demo
    • 2018
    • VSDOpen 2018 Keynote & Paper
  • About us !
    • About us
    • VSD Library
    • Projects
    • Past Events
    • Upcoming Event…
    • Sign-up
  • Explore

Tag Archives: Physical design engineer

VIVO – A Popular CCS noise model to find delay change

Its static though, but really efficient….. I am referring to voltage-in-voltage-out VIVO model which is nothing but a current table as a function of input […]

Continue reading

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme