Skip to content
VLSI System Design Logo
  • Home
  • Products
    • Courses
    • VSD – IAT
    • VSD IP Specs
      • IP Specs
      • IP by Interns
    • Tapeout
    • VSD Library
    • Design at $0
    • Let Knowledge Win!!
    • Workshop with EICT Academy IIT Guwahati
  • Blogs
    • VSD latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • VSDOpen
    • 2020
    • Collaboration Sponsor
    • 2019
    • VSDOpen 2019 Keynote & Virtual Demo
    • 2018
    • VSDOpen 2018 Keynote & Paper
  • About VSD
    • About us
    • Past Events
    • Upcoming Event…
  • Explore

Tag Archives: 5-day RISC-V workshop

4th mile-stone – 35 RISC-V cores in 5-days – Can you believe it?

We had Makerchip IDE, TL-Verilog, Day wise Slack channels, Classroom GitHub and VSD-IAT – All of them so seamlessly integrated that every participant followed the loop and there you go. Out of 110 participants, 35 participants built entire basic RISC-V CPU core which is close to 30% participants, and all in 5-days

Continue reading

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme
Facebook
Twitter
YouTube
YouTube
LinkedIn
X
VSD aims to tackle global chip designer shortage
See how ?