Default-Rules Based Clock Tree Synthesis in open-source EDA
For hierarchical designs ~500k instance count, participants are expected to develop code which will build clock tree for a design which has close to ~50k sequential flip-flops using default routing rules
