Skip to content
VLSI System Design Logo
  • Home
  • VSD Course
    • Courses
    • Design at $0
    • Projects
    • Workshop with EICT Academy IIT Guwahati
  • Blogs
    • VSD Video blog
    • VSD latest Blogs
    • VSD (Initial phase)
  • VSDOpen
    • 2019
    • VSDOpen 2019 Keynote & Virtual Demo
    • 2018
    • VSDOpen 2018 Keynote & Paper
  • About us !
    • #55 (no title)
    • VSD Library
    • Projects
    • Past Events
    • Upcoming Event…
    • Sign-up
  • Explore

Tag Archives: Place and route

Paper 1: Padframe Generator for Qflow

An opensource padframe generator was developed on the efabless platform for usage with the Open-Source Qflow Digital Synthesis Flow, for digital logic chips in the X-FAB XH018, 180nm process.

Continue reading

Symposium IV – Place and route of digital IC’s for best PPA

A good takeaway from above is which is the best flow – Well, there is no single answer to this. You can use “flow 1”, if your organization is constrained by cost and comparable performance, and you can go for “flow 2” if performance is the criteria.

Continue reading

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme