Skip to content
VLSI System Design Logo
  • Home
  • Products
    • Courses
    • VSD – IAT
    • VSD-Hardware Design Program
    • VSD-HDP Success Stories
    • VSD IP Specs
      • IP Specs
      • IP by Interns
    • VSD Tapeout
    • VSD Hackathon Series
    • VSD Library
    • Let Knowledge Win!!
  • Blogs
    • VSD latest Blogs
    • VSD (Initial phase)
    • VSD Video blog
  • VSDOpen
    • 2021
    • VSDOpen 2021 Tutorial Registration
    • 2020
    • 2019
    • 2018
    • Collaboration Sponsor
  • About VSD
    • About us
    • Past Events
    • Upcoming Event…
    • Terms and Conditions
  • Explore

Tag Archives: Place and route

Paper 1: Padframe Generator for Qflow

An opensource padframe generator was developed on the efabless platform for usage with the Open-Source Qflow Digital Synthesis Flow, for digital logic chips in the X-FAB XH018, 180nm process.

Continue reading

Symposium IV – Place and route of digital IC’s for best PPA

A good takeaway from above is which is the best flow – Well, there is no single answer to this. You can use “flow 1”, if your organization is constrained by cost and comparable performance, and you can go for “flow 2” if performance is the criteria.

Continue reading

Blogs

© Copyright 2017 VLSI System Design Corporation
A SiteOrigin Theme
Facebook
Twitter
YouTube
YouTube
LinkedIn