Open-source Semiconductor IP's designed by VSD Community

IP Catalogue (yet to be Silicon proven)- Specs released under APACHE LICENSE 2.0

VSDOpen 2023 "RISC-V Product Development Hackathon" Winner

Product Name

Students name and Github repo

VSDOpen 2023
RISC-V Product Development Hackathon Final Winner

Smart irrigation

Priyanshu Kumar Chaudhary and S Nithin (BMSCE, Bangalore)

https://github.com/Pshort69420/Riscduino_Hackathon

MediEase-Simplifying-Health-Management

Advith and Supritha Bekal

(Mangalore Institute of
Technology & Engineering, Udupi)

https://github.com/Advith147/MediEase-Simplifying-Health-Management#mediease-simplifying-health-management

“Smart Aquatic”: Smart and automated fish aquarium system

Alwin Dsouza , Prabal Raj

(Mangalore Institute of
Technology & Engineering, Udupi)

https://github.com/xbnj/RISCDUINO-RvdPH.git

Solar Powered Automated Vacuum Lawn Mower

Shardul Satheskumar And Brunda S Kotian

(RNSIT, Bangalore)
https://github.com/Brunda-Kotian/SPLAVLM/tree/main

Bits n Bytes

Navya Tayi and Shubha Chaugule

(PES
University, Bangalore)

https://github.com/Navya-tayi/riscv_product_hackathon

Reverse Vending Machine

Bobbili Mrudulakshi and Sanjay Barla (RGUKT- IIIT Nuzvid
RGUKT-SRUKAKULAM College)

https://github.com/BOBBILIMRUDULAKSHI/RISC-V_Product_hackathon

Secure Vision

Vanshika Tanwar and E Balakrishna

(Dronacharya Group of Institutions, Greater Noida)

https://github.com/BALAKRISHNA-EPPILI/Seceft_Defender

TopGun

Vinayak Mishra and Sahil Savanth M
(BMSCE, Bangalore)

https://github.com/Grossundnett/RISC-V-Hackathon.git

Melodica

Sujay Samuel Shanthakumar and Samuel
Robinson R (SSN College of Engineering, Chennai)

https://github.com/samrobin3333/Melody_Master_Jr/tree/main

K TECH SREE KANNA

Kanukuntla Rajashekhar and Boddula Navaneeth Kumar (Kakatiya university, Warangal Mahatma Gandhi University, Nalgonda) 

https://github.com/RAJASHEKHAR-KANUKUNTLA/MUNICIPAL_CORPORATION_SMART-E-DUSTBIN

RISC-V based Product developed by IIIT Bangalore

RISC-V based Product

Student name and Github repo

Institute Name : IIIT Bangalore

Home Automation System with IoT Integration


Digital Alarm Clock

Anti - theft Compartment

Smart HVAC system

Passcode based Authenticator for Locker

Contactless Water Level Controller

Automatic street light system

Hall effect sensor based Door Alarm system

Automatic Sanitizer Dispenser

Gas leakage detector 

Rain Alert System

Sound based smart switch

Automatic Roof Controller

Automated room lighting control 

BlindSight Aid

Distance measuring

Smart Bin

Blind Sick

Security alarm system

Temperature activated fan controller

Breath_Analyser-Detecting Presence_of_Alcohol

Fire alarm

Touch Sensor Based Bell

Smart Traffic Light 

Conveyor Belt Object Detector

Drip Irrigation system

Obstacle Avoiding Car

Social Distance detection

Display controller

Industrial Production Line Counter system

2 Player Arcade game

Magnetic Intruder Detection System

Smart Home Power System with Burglar Alarm

Automated visitor counter

Heart rate monitor

Hand Dryer

Home security alarm

MPW8 Selected Tapeout by IIIT Bangalore 2nd Cohort at SKY130nm Tech node

Project Name

Student name and Github repo

Institute Name : IIIT Bangalore (MPW8)

Bidirectional Counter

Synchronous First In First Out for Memory Storage and Processing

Universal Asynchronous Receiver Transmitter Protocol based Hardware Transmitter

Universal Shift Register

Vending Machine with Change System

Car Parking System

Parallel input Serial output Shift register

8 bit BCD counter

Johnson counter

8-bit Gray code counter

Linear feedback shift register

Traffic Light Controller

LIFO (Last in First out) Buffer

Three Bit Ring Counter

Baud Rate Generator

PWM(Pulse width modulation) Generator

Serial In Parallel Out Shift Register

Elevator Controller

Bidirectional up/down counter

4 Bit Bidirectional Counter

ASIC design of automatic washing machine

Sequence Detection using Moore FSM

Sequence Detector 1010 (Without Overlapping) using Mealy Finite State Machine

Parking Ticket Vending Machine

Parallel in parallel out shift register

Arithmatic Logic Unit

Tapeout by IIIT Bangalore Cohort at SKY130nm Tech node

Project Name

Student name and Github repo

Institute Name : IIIT Bangalore

Sequence detector_moore_machine(1011)

Pulse Width Modulated Wave Generator with Variable Duty Cycle

Sanampudi Gopala Krishna Reddy

https://github.com/sanampudig/iiitb_pwm_gen

RISC-V

Ring Counter

Clock Gating

Frequency Divider

Real-time clock

Universal shift register

101011 Sequence detector _Mealy_Machine

PISO shift register

Ring counter

Radix-2 4-Bit Booth's Multiplier

VSD Hardware Design Program Cohort

Name

University

Project Title

Github Link

Mohammad Amin

SRBIAU

RISC-V based SoC for 8x-PLL and 10-bit DAC calibration using Sky130

Sai Charan Lanka

Vardhaman College

"VEZZAL – A Testing Environment for OS-EDA tools"

Mufutau Akuruyejo

Gatech

"Design and Analysis of a RISC-V core with an external Instruction Memory SRAM Using Opensource Tools"

Name

University

Project Title

Github Link

Mansi Mohapatra

Indira Gandhi Delhi Technical University for Women (IGDTUW)

SoC design using RISC-V based core and 10-bit DAC Sky130 IP

Mili Anand

Indira Gandhi Delhi Technical University for Women (IGDTUW)

SoC design using RISC-V based core and 10-bit DAC Sky130 IP

Balaji Rao Vavintaparthi

BML Munjal University

RISC-V based SOC Design with PLL using Open-Source EDA Tools

VSD Online IP Research Internship by FOSSE IIT Bombay eSim Circuit Design Marathon Participants

Name

University

Project Title

Github Link

Sumanto Kar

FR. CONCEICAO RODRIGUES COLLEGE OF ENGG.

Sziklai Pair Amplifier

Nalinkumar S

Madras Institute of Technology Campus, Anna University

CURRENT STARVED VCO TARGETING

R.V.Rohinth Ram

Madras Institute of Technology Campus, Anna University

Two Stage CMOS Operational Amplifier

Mohammad Khalique Khan

Aliah University, Kolkata

8-bit priority encoder

Charaan S

Madras Institute of Technology Campus Anna University

Design and Analysis of Dickson Charge Pump using CMOS technology

A DEVIPRIYA

Cambridge Institute of Technology, K R Puram, Bangalore

Serializer

Madhuri Hemant Kadam

Shree L. R. Tiwari College of Engineering

The Two Stage CMOS Operational Amplifier with Frequency Compensation

VSD Online IP Research Internship

Name

University

Project Title

Tech Node

Github Link

Anmol Purty

M.tech from National Institute of Technology, Warangal

General Purpose bandgap

SKY130

Harsh Shukla

MS Analog and Mixed Signal Design, Arizona State University

10 placeable Standard Cell library design, layout and characterization (just like inv design in workshop) with 4 drive strengths of each. Total 40 standard cells

SKY130

Harshitha Basavaraju

PhD Scholar @ University of Bundeswehr, Munich, Germany

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

SKY130

Malay Marut Das

EDI Analyst at Miracle Software Systems, Inc., Portland, Oregon, United States

Lower power current programmable CMOS comparator with hysteresis

SKY130

S Skandha Deepsita

PhD Scholar @ IIITDM Kancheepurama

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

SKY130

Sameer S Durgoji

B.Tech (Electronics and Communication Engineering), National Institute of Technology Karnataka

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

SKY130

Shalini Kanna

Master of Science in Computer Engineering, University of Massachusetts Lowell

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

SKY130

Shon Pravin Taware

M.Tech. Embedded System and VLSI Design, Shri Guru Gobind Singhji Institute of Engineering and Technology, Vishnupuri, Nanded

OpenRAM configuration for SRAM (1024 x 32): (32kbits or 4kB), 1.8V and access time is <2.5ns

SKY130

Subham Mohapatra

Electrical & Electronics undergrad, NIT Karnataka

On-chip PLL (avsdpll_3v3) Clock multiplier (pll) (Fclkin – 5MHz to 12Mhz, Fclkout – 40MHz to 100MHz at 1.8v) characterization TCL flow for sky130 tt, ss, ff, sf, fs corners

SKY130

Swarup Pulujkar

Hardware Development Engineer at eZono AG, Germany

General Purpose bandgap

SKY130

Name

University

Project Title

Tech Node

Github Link

OpenLANE based projects


Deepak Verma

IIIT Sonepat

Design of 4KB(1024*32) SRAM 1.8V with operating voltage 1.8v and access time < 2.5ns

SKY130

Pradeepkumar S K

Kalpataru Institute of Technology, Tiptur, Karnataka

Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node

SKY130

Roshan Khatri Luitel

Punjab University

PLL IP to be tested is included in the SOIC-24 package to communicate with external circuitry present in the testboard

SKY130

Lakshmi S

Georgia Institute of Technology, USA

8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperature.

SKY130

RISC V

A RADHIKA

University of Hyderabad (UOH), Hyderabad

RISCV Developement Board

NIL

Name

University

Project Title

Tech Node

Github Link

OpenLANE based projects

Praharsha Mahurkar

Maharashtra Institute of Technology, Pune

OpenLANE RTL2GDS for mixed signal SoC (Inputs = mixed signal Verilog, OpenLANE RTL2GDS tools, outputs = GDSII)

SKY130

Nickson Jose

VSD Intern

Standard cell characterization flow using ngspice/Magic/OpenLANE

SKY130

Euler’s path generation

Sethupathi Balakrishnan

VSD Intern

Open-source Layout Generator (Inputs = Digital or Analog Circuit, Output = Layout)

OSU180

SRAM (4kB) using OpenRAM

Yash Kumar

Fr. Conceicao Rodrigues College of Engineering, Mumbai

SRAM (1024 x 32): (32kbits or 4kB), 1.8V and access time is <2.5ns (OpenRAM)

OSU180

Reuel Reuben

BVPCOE, Mumbai

SRAM (1024 x 32): (32kbits or 4kB), 1.8V and access time is <2.5ns (OpenRAM)

OSU180

Penumarthi Aishwarya

NIT Jamshedpur

SRAM (1024 x 32): (32kbits or 4kB), 1.8V and access time is <2.5ns (OpenRAM)

OSU180

On-chip 8x clock multiplier

Paras Sanjay Gidd

Manipal Institute of Technology,(MAHE)

On-chip Clock multiplier (pll) (Fclkin – 5MHz to 12Mhz, Fclkout – 40MHz to 100MHz at 1.8v

OSU180

Abel Joseph John

NSS College of Engineering, Palakkad

On-chip Clock multiplier (pll) (Fclkin – 5MHz to 12Mhz, Fclkout – 40MHz to 100MHz at 1.8v

10-bit DAC

Ashutosh Sharma

IIITD&M Kurnool

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

OSU180

Neethu Johny

B.M.S College of Engineering, Bangalore

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

10-bit ADC

Sheryl Corina Serrao

Fr. Conceicao Rodrigues College of Engineering, Mumbai

10-bit ADC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

OSU180

V.UDAY

Siddhartha Institute Of Technology

10-bit ADC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

OSU180

Shalini Priya

NIT Jamshedpur

10-bit ADC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference

OSU180

Ananya Ghorai

IIT(ISM) Dhanbad

Comparator part of ADC

OSU180

NAME

UNIVERSITY/INSTITUE

PROJECT TITLE

TECH NODE

GITHUB LINK

Ankur Sah

National Institute of Technology, Jamshedpur

General purpose band-gap reference with N-well resistors at VDD=3.3v, Vbgp=1.2v

OSU018

Anusha R

Visveswaraya Technological University(VTU)

6T-SRAM cell

OSU018

Bellana Avinash Naidu

NATIONAL INSTITUTE OF TECHNOLOGY, ROURKELA
10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference@osu180nm

OSU018

Charu Gupta

DTU, Delhi

Open-source Power analysis tool - average switching power and leakage power using Python engine

OSU018

Jayasri Veeravilli

SRM University

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference@osu180nm

OSU018

Nalla Gowthami

National Institute of Technology Rourkela

Bi-directional Buffer with Non-Inverting CMOS Input and Gated Pull-down and Pull-up

OSU018

Neelam Buddhiram Chaurasiya

Mumbai University 

10bit potentiometric DAC 3.3v analog voltage, 1.8v digital voltage and 1 off-chip external voltage reference@osu180nm

OSU018

Prithivi Raj K

National Institute Of Technology, Tiruchirapalli

4-input &2-input, 1-output 3.3V analog multiplexer with 1.8V digital select line@osu180nm

OSU018

Sheryl Corina Serrao

Mumbai University

General purpose band-gap reference with N-well resistors at VDD=3.3v, Vbgp=1.2v

OSU018

Tanvi Arora

Deenbandhu Chhotu Ram University of Science and Technology,Murthal,Sonipat

Bi-directional Buffer with Non-Inverting CMOS Input and Gated Pull-down and Pull-up

OSU018

YALAMANCHILI VAHINI

NIT JAMSHEDPUR

Open-source Power analysis tool - average switching power and leakage power using TCL engine

OSU018