


# Crystal oscillator analog pad (avsdxtosc\_3v3) spec sheet for 180nm tech node


- Specs released under **APACHE LICENSE 2.0**
- Please contact Kunal at [kunalpghosh@gmail.com](mailto:kunalpghosh@gmail.com) in case of any doubts

# Application Note for crystal oscillator analog pad (avsdxtosc\_3v3)



# avsdxtosc\_3v3


preferred dimensions and pin locations



# avsdxtosc\_3v3

## preferred metal layers

VDD – m\_top  
 VDDR – m2 and m\_top  
 VDDO – m2 and m\_top  
 GNDR – m\_top  
 GNDO – m2 and m\_top



# avsdxtosc\_3v3 Timing specs

$F_{min} = (\text{inv})$  of 1MHz  
 $F_{max} = (\text{inv})$  of 8MHz  
 Duty cycle = <please report what you achieve>


**XO**

**XI**

$F_{min} = 1\text{MHz}$   
 $F_{max} = 8\text{MHz}$   
 Duty cycle = 50%

VDD – 1.8v  
 VDDR – 3.3v  
 VDDO – 3.3v  
 GNDR – 0v  
 GNDO – 0v

VDD – 1.8v  
 VDDR – 3.3v  
 VDDO – 3.3v  
 GNDR – 0v  
 GNDO – 0v



$F_{clkmin} = 1\text{MHz}$ , when EN=1  
 $F_{clkmax} = 4\text{MHz}$ , when EN=1  
 Duty cycle = <please report what you achieve>

**CLK**

**EN**


$C_{builtin} \sim 12\text{pF}$

# avsdxtosc\_3v3 imp notes

VDD is present in layout to connect to overall IO ring of chip. They are NOT connected to circuit and don't influence its operation

VDD – 1.8v

VDDR – 3.3v  
VDDO – 3.3v  
GNDR – 0v  
GNDO – 0v



VDD – 1.8v


VDDR – 3.3v  
VDDO – 3.3v  
GNDR – 0v  
GNDO – 0v

CLK EN

# avsdxtosc\_3v3 imp notes

## XO

## XI




# avsdxtosc\_3v3 imp notes

XO XI

If any optional load needs to be connected, please let us know

VDD – 1.8v  
VDDR – 3.3v  
VDDO – 3.3v  
GNDR – 0v  
GNDO – 0v

VDD – 1.8v  
VDDR – 3.3v  
VDDO – 3.3v  
GNDR – 0v  
GNDO – 0v



CLK EN

# avsdxtosc\_3v3 plots needed

- 1)  $I_{DD}$  vs  $[F_{clkmin}$  to  $F_{clkmax}]$  at  $V_{DDR} = 3.3v$
- 2) Duty cycle vs  $[F_{clkmin}$  to  $F_{clkmax}]$  at  $V_{DDR} = 3.3v$
- 3)  $I_{DD}$  vs  $V_{DDR}[2V$  to  $4V]$  at  $F_{clk}=2MHz$ ,  $F_{clk}=4MHz$ ,  $F_{clk}=6MHz$  and  $F_{clk}=8MHz$
- 4) Duty cycle vs  $V_{DDR}[2V$  to  $4V]$  at  $F_{clk}=2MHz$ ,  $F_{clk}=4MHz$ ,  $F_{clk}=6MHz$  and  $F_{clk}=8MHz$