



ADC (avsdadc_3v3) spec sheet for 180nm tech node

- Specs released under APACHE LICENSE 2.0
- Please contact Kunal at kunalpghosh@gmail.com in case of any doubts

Application Note for adc (avsdadc_3v3)



avsdadc_3v3 preferred dimensions, pin locations and metal layers




■ D[9-0], EN, EOC, CLK, START pins (metal3) – 0.28um x 0.28um

■ VDDA, VSSA pins (metal2) – 0.4um x 3um



■ VREFL, VREFH pins (metal2) – 9.48um x 0.4um

■ VDD, VSS pins (metal2) – 0.4um x 1.5um



avsdadc_3v3 operating modes



avsdadc_3v3 operating modes (For $F_{CLK}=1\text{MHz}$)



avsdadc_3v3 operating modes (For $F_{CLK}=1\text{MHz}$)






avsdadc_3v3 operating modes (For $F_{CLK}=1\text{MHz}$)

Integral nonlinearity (INL) = 1.5LSB

INL = Actual code – Reference code

For $V_{IN_{MAX}} = 3.297\text{V}$,
Output = $10'h3FF$ (all 1's)



1.8V

$F_{CLKMIN} = 10\text{kHz}$

$F_{CLKMAX} = 2\text{MHz}$

Logic '0'

Logic '0'

Logic '0'

Logic '0'

1.8v

1.8v

1.8v

1.8v

$EOC = '0'$


$EOC = '1'$

$EN = '0'$

$EN = '1'$

avsdadc_3v3 operating modes (For $F_{CLK}=1\text{MHz}$)

Total conversion time = SAR prep time (2 clock cycles) + Conversion time (10 clock cycles)





T₁ = START signal duration min 2 clock cycles

T₂ = SAR preparation time is up to 2 clock cycles

T₃ = Conversion time is 10 clock cycles

T₄ = At least 1us needed to track V_{IN}



$$1.8V \left\{ \begin{array}{l} F_{CLKMIN} = 10\text{kHz} \\ F_{CLKMAX} = 2\text{MHz} \end{array} \right.$$

avsdadc_3v3 plots and values needed

- 1) DNL vs Digital code at $V_{REF}=V_{DD}=3.3V$; $F_{CLK}=2MHz$ and $T=20C$
- 2) INL vs Digital code at $V_{REF}=V_{DD}=3.3V$; $F_{CLK}=2MHz$ and $T=20C$
- 3) DNL vs Digital code at $V_{REF}= 1.25V$, $V_{DD}=3.3V$; $F_{CLK}=2MHz \& 1MHz$ and $T=20C$
- 4) INL vs Digital code at $V_{REF}=1.25V$, $V_{DD}=3.3V$; $F_{CLK}=2MHz \& 1MHz$ and $T=20C$