



# ADC (avsdadc\_3v3) spec sheet for 180nm tech node

- Specs released under APACHE LICENSE 2.0
- Please contact Kunal at [kunalpghosh@gmail.com](mailto:kunalpghosh@gmail.com) in case of any doubts

# Application Note for adc (avsdadc\_3v3)



# avsdadc\_3v3 preferred dimensions, pin locations and metal layers




■ D[9-0], EN, EOC, CLK, START pins (metal3) – 0.28 $\mu\text{m}$  x 0.28 $\mu\text{m}$

■ VDDA, VSSA pins (metal2) – 0.4 $\mu\text{m}$  x 3 $\mu\text{m}$

■ VREFL, VREFH pins (metal2) – 9.48 $\mu\text{m}$  x 0.4 $\mu\text{m}$

■ VDD, VSS pins (metal2) – 0.4 $\mu\text{m}$  x 1.5 $\mu\text{m}$


# avsdadc\_3v3 operating modes





# avsdadc\_3v3 operating modes (For $F_{CLK}=1MHz$ )

1LSB = 0.00322V or 3.2mV ( $1LSB = V_{REF}/2^N$ )  
 Resolution = 10bits (For  $V_{REF}=3.3V$ )

For  $V_{IN_{MAX}} = 3.297V$ ,  
 Output = 10'h3FF (all 1's)



10-bit digital outputs (1.8v)




# avsdadc\_3v3 operating modes (For $F_{CLK}=1\text{MHz}$ )

Differential nonlinearity (DNL) = **0.8LSB**

DNL = Actual step width - Ideal step width


For  $V_{IN\_MAX} = 3.297\text{V}$ ,  
Output =  $10'h3FF$  (all 1's)

Output code (digital)




Actual Step Width

DNL (LSBs)



10-bit digital outputs (1.8v)





# avsdadc\_3v3 operating modes (For $F_{CLK}=1MHz$ )

Integral nonlinearity (INL) = **1.5LSB**

INL = Actual code - Reference code

For  $V_{IN\_MAX} = 3.297V$ ,  
Output =  $10'h3FF$  (all 1's)



10-bit digital outputs (1.8v)




1.8V  $F_{CLKMIN} = 10kHz$   
 $F_{CLKMAX} = 2MHz$

Logic '0' EN = '0'  
Logic '1' EN = '1'



Logic '0' EOC = '0'  
Logic '1' EOC = '1'

# avsdadc\_3v3 operating modes (For $F_{CLK}=1\text{MHz}$ )

Total conversion time = SAR prep time (2 clock cycles) + Conversion time (10 clock cycles)



- $T_1$  = START signal duration min 2 clock cycles
- $T_2$  = SAR preparation time is up to 2 clock cycles
- $T_3$  = Conversion time is 10 clock cycles
- $T_4$  = At least 1us needed to track  $V_{IN}$



1.8V  $\left\{ \begin{array}{l} F_{CLKMIN} = 10\text{kHz} \\ F_{CLKMAX} = 2\text{MHz} \end{array} \right.$



## avsdadc\_3v3 plots and values needed

- 1) DNL vs Digital code at  $V_{REF}=V_{DD}=3.3V$ ;  $F_{CLK}=2MHz$  and  $T=20C$
- 2) INL vs Digital code at  $V_{REF}=V_{DD}=3.3V$ ;  $F_{CLK}=2MHz$  and  $T=20C$
- 3) DNL vs Digital code at  $V_{REF}=1.25V$ ,  $V_{DD}=3.3V$ ;  $F_{CLK}=2MHz$  &  $1MHz$  and  $T=20C$
- 4) INL vs Digital code at  $V_{REF}=1.25V$ ,  $V_{DD}=3.3V$ ;  $F_{CLK}=2MHz$  &  $1MHz$  and  $T=20C$