Summer FDP on "VLSI Chip Design Hands on using Open Source EDA" (08 – 12 July, 2019) Jointly organized by: Electronics & ICT Academies at- IIT Guwahati, IIITDM Jabalpur, MNIT Jaipur, NIT Patna, IIT Roorkee and NIT Warangal. Lecture/Invited Talk Topics Module Speakers **Dr. Anand Bulusu** Invited Talk 1 A short talk on Open Source tools and their usage in the VLSI Design (especially MAGIC will be covered) (IIT Roorkee) Module 01 SoC Design (RISC-V SoC, which implements RISC-V IMC ISA) – (Theory) : SoC Planning Mr. Kunal P Ghosh RISC-V and picoSoC overview ٠ **Interactive Lecture 1** (Director, VSD Corp. Overview about SoC planning, like placing pads, macros, memories and IP's ٠ Pvt. Ltd.) Overview about design cycle, like RTL synthesis, physical design, layout, DRC, clock tree synthesis and STA. ٠ Pre-layout timing analysis (Lab - OpenSTA) and Floorplanning (Lab - MAGIC): Module 02 Setup/Hold analysis (Theory + Labs) ٠ Mr. Kunal P Ghosh Floor planning Report nworst, timing _qor, analysis_coverage in clock ideal mode (Theory + Labs) **Interactive Lecture 2** . (Director, VSD Corp. & timing analysis ٠ Aspect ratio, utilization factor, power planning (Theory + Labs) Pvt. Ltd.) Pre-placed cell tap cell, macro, memory/IP placement (Theory + Labs) ٠ Placement, Clock tree synthesis, Routing and SI (Lab - Yosys, Graywolf, Orouter, OpenSTA, MAGIC) Module 03 Placement STA with clock ideal (Theory + Labs) ٠ Mr. Kunal P Ghosh Placement, Clock **Interactive Lecture 3** CTS quality check – skew, pulse width, duty cycle, latency (Theory + Labs) (Director, VSD Corp. ٠ tree synthesis Pvt. Ltd.) Routing quality check – signal integrity, delta delay, glitch (Theory + Labs) ٠ DRC, LVS check and fix (Theory + Labs) ٠ Post-layout STA (Lab – OpenSTA) Mr. Kunal P Ghosh ٠ Types of setup/hold checks – reg2reg and IO, clock gating, recovery/removal, data-to-data, latch (time borrow/time given) (Director, VSD Corp. **Interactive Lecture 4** (Theory + Labs) Pvt. Ltd.) Need of library, advanced ccs/ecsm concepts, variation (OCV, AOCV, SOCV in brief) Module 04 Global routing ECO (Optional – Theory + Labs, Lab - TritonSizer) and Detailed • Impact of ECO on power, performance and area Mr. Kunal P Ghosh routing Margin based and slack based ECO for selective endpoints **Interactive Lecture 5** (Director, VSD Corp. PBA based ECO and leakage-recovery • Pvt. Ltd.) Hierarchical and Physical aware ECO

• Bottleneck analysis

Switched Capacitor Filters

Design using SCL PDKS.

•

٠

٠

٠

issues.

Invited Talk 2

Invited Talk 3

Invited Talk 4

Invited Talk 5

Module 05

Analog and

Mixed Signal

Circuit,

Specifications to

Design, Layout & GDS Important aspects, particular to Analog/Mixed signal IC design.

Introduction and distinctions between discrete time and continuous time designs.

Dealing with frequency compensations, noise and non-linearity in a multi-stage

Brief introduction and design of opamps, and multi-stage opamps.

Example design with the basics of sampling, the effect of noise in sample and hold circuits.

opamp. Opamp offset cancellation techniques using mixed-signal methods like chopping and auto-zeroing.

Switched Capacitor Circuits, Sample and Hold Circuits, Switched Capacitor Integrators, Switched Capacitor Differentiators,

Layout Aspects of Switched Capacitor Circuits Floor Planning, Routing, DRC, DFM, ERC, LVS, Parasitic Extraction and GDSII

Issues and challenges in System on Chip Design, Digital design- back end flow/ physical design flow with Testing and packaging

Dr. Imon Mondal

(IIT Kanpur)

Dr. Suhakumar Reddy

(IIT Hyderabad)

Dr. H. S. Jatana

(SCL Chandigarh)

Mr. Uday Khambate

(SCL Chandigarh)

Summer FDP on "VLSI Chip Design Hands on using Open Source EDA" (08 – 12 July, 2019)									
Jointly organized by: Electronics & ICT Academies at - IIT Guwahati, IIITDM Jabalpur, MNIT Jaipur, NIT Patna, IIT Roorkee and NIT Warangal.									
*Note: Inauguration on 08 th July, 2019 at 9.00 am to 09:15am. Online Closing Ceremony on 12 th July, 2019 from 05:45 pm onwards						Programme *Note: 1) Interactive Lectures/ Invited Talk = 19 hrs 2) Interactive Hands – on/Design-oriented/activity			
*Break Timing:- Morning Tea Break : 11:00 am to 11:15 am					linked/Problem Solving/Case Studies sessions/				
	Lunch Break: 01	:15 pm to 02:00 pm	5		Quiz Test = 21 hrs				
Date/Time	O9:00 am to	11:00 am	5 pm 11:15 ar	n to 01:15 pm	02:00 pm to 04:00 pm 04:15 pm to 06:15 pm				
	09:00 am to 09:30 am	09:30 am to 11:00 am	11:15 am to 12:15 pm	12:15 pm to 01:15 pm	02:00 pm to 03:00 pm	03:00 pm to 04:00 pm	Interactive Hands-on Session 1		
08-07-2019 Monday	Inauguration & Introduction with all remote centers	Invited Talk 1 Dr. Anand Bulusu (IIT Roorkee)	Tool installation Session	Interactive Lecture 1 Mr. Kunal P Ghosh (Director, VSD Corp. Pvt. Ltd.)	Interactive Lecture 1 (Continued)	Interactive Hands-on Session 1	(Continued) To study the importance of standard cell li and design & characterize one cell using M Layout tool and ngSPICE for SPICE simula		ued) of standard cell library one cell using MAGIC for SPICE simulations.
		Interactive Hands-on Session 2			04:15 pm to 04:45 pm	04:4	45 pm to 06:15 pm		
09-07-2019 Tuesday	Interactive Lecture 2 Mr. Kunal P Ghosh (Director, VSD Corp. Pvt. Ltd.)		To study various components of RISC-V microprocessor based SoC and review all components using MAGIC Layout tool.		Interactive Hands-on Session 2 (Continued)		Quiz 01 (Based on Module 1 & 2)	z 01Interactive Lecture 3ed onMr. Kunal P Ghosh(Director, VSD Corp. Pvt.Ltd.)	
10-07-2019 Wednesday	 Interactive Hands-on Session 3 To do pre-layout timing analysis of SoC using OpenSTA, chip planning using MAGIC and block-level placement/routing using qflow RTL2GDS opensource EDA toolchain 		Interactive Hands-on Session 3 (Continued).		Interactive Lecture 4 Mr. Kunal P Ghosh (Director, VSD Corp. Pvt. Ltd.)		Interactive Hands-on Session 4 To do hierarchical placement/routing using pads and blocks, and perform sign-off checks viz. LVS/DRC using Magic		
	Invited Talk 2 Dr. Imon Mondal (IIT Kanpur)		Invited Talk 4 Dr. H. S. Jatana (SCL Chandigarh)		02:00 pm to 03:00 pm	03:00 pm to 04:00 pm	- Interactive Lecture 5 Mr. Kunal P Ghosh (Director, VSD Corp. Pvt. Ltd.)		Lecture 5
11-07-2019 Thursday					Invited Talk 4 (Continued)	Interactive Hands-on Session 4 (Continued)			P Ghosh orp. Pvt. Ltd.)
	09:00 am to 10:00	10:00 am to 11:00 am					04:15 pm to 05:	:15 pm	05:15 pm to 05:45
12-07-2019 Friday	Invited Talk 3 Dr. Suhakumar Reddy (VEDA IIT Hyderabad)	Interactive Lecture 5 (Continued) Mr. Kunal P Ghosh (Director, VSD Corp. Pvt. Ltd.)	Interactive Hands-on Session 5 To perform post-layout timing analysis using OpenSTA and engineering change order (ECO) using Tritonsizer.		Interactive Hands-on Session 5 (Continued) To perform post-layout timing analysis using OpenSTA and engineering change order (ECO) using Tritonsizer.		Invited Tal Mr. Uday Kha (SCL Chandig	k 5 mbate garh)	Quiz 02 (Based on Module 3, 4 & 5) and Lab Evaluation/ Manual Submission

Sr. No.	List of Interactive Hands-on to "VLSI Chip Design Hands on using open source EDA"	Sessions
	Aim: To study the importance of standard cell library and design & characterize one cell using MAGIC Layout tool and ngSPICE for SPICE simulations.	
1)	 System-on-Chip (SoC) planning and design concepts overview Physical design overview Why Libraries are called the soul and heart of semi-conductor industry? Standard cells library overview Art of layout – Stick diagram + Euler's path using MAGIC Characterization of important parameters using ngSPICE 	Interactive Hands-on Session 01 (3 hours session)
	Aim: To study various components of RISC-V microprocessor based SoC and review all components using	
2)	 MAGIC Layout tool. Brief introduction RISC-V ISA Overview of RISC-V based micro-processor and its related SoC Overview of QFN48 package, pads, macros and memory in MAGIC Idea of chip-planning, aspect ratio, utilization factor, power planning, decoupling capacitor, pads/memory and macro placement Pros and cons of good-bad floorplan Introduction to lab to create floorplan for small design, which will be covered in detail on Day 4) 	Interactive Hands-on Session 02 (4 hours session)
3)	 Ame To do pre-layout timing analysis of SoC using OpenSTA, cmp planning using MAGIC and block-level placement/routing using qflow RTL2GDS opensource EDA toolchain. Logic synthesis and high fanout net synthesis interactive tutorial using Yosys opensource synthesis tool Introduction to static timing analysis and the related Industry standard reporting formats Pre-layout timing analysis of a design using OpenSTA opensource STA tool, which includes setup timing analysis for reg2reg and IO Introduction to clock tree synthesis (CTS) and its related checks viz. skew, latency, pulse-width, duty cycle Placement/Routing/CTS of a design using qflow opensource RTL2GDS tool Perform CTS quality and routing quality checks using OpenSTA 	Interactive Hands-on Session 03 (4 hours session)
4)	 Aim: To do hierarchical placement/routing using pads and blocks, and perform sign-off checks viz. LVS/DRC using Magic Full chip integration using MAGIC for a design with blocks and pads. Revise floorplan from Day 2 Populate layout from library manager in MAGIC, select digital core block and additional pads Arrange pads and create a pad-frame hierarchy Abut pads to ensure Padframe is DRC clean Start manual Signal routing and power routing, tie-down unused inputs 	Interactive Hands-on Session 04 (3 hours session)

List of Practical's for "VLSI Chip Design Hands on using open source EDA" Course

	 Add substrate contacts, antenna diodes and pin—labels Review completed layout and perform LVS/DRC checks 				
5)	 Aim: To perform post-layout timing analysis using OpenSTA and engineering change order (ECO) using Tritonsizer. Introduction to clock generation and clock arrival time definitions Introduction to IO constraints for interface analysis Introduction to clock slew and data slew constraints Code all above in SDC (Synopsys Design Constraints) format Compute slack, CPPR (pessimism) and review its impact in OpenSTA Interface and clock gating analysis Asynchronous data checks and latch timing analysis Impact of ECO on power, performance and area 	Interactive Hands-on Session 05 (4 hours session)			

Note: 1) Labs will follow the theory.

2) List of open-source EDA tools used for labs.

Tools installed	:
vsdflow	https://github.com/kunalg123/vsdflow.git
RePlaCe	https://github.com/abk-openroad/RePlAce.git
TritonSizer	https://github.com/abk-openroad/TritonSizer.git

- 1. 'vsdflow' is the TCL engine which installs all necessary open-source EDA tools and its respective dependencies (on ubuntu) needed for workshop. Steps to install are mentioned in the above link
- 2. List of tools covered in 'vsdfow'
 - 1. Yosys for Synthesis
 - 2. Graywolf for Placement
 - 3. Qrouter for Routing
 - 4. Netgen for LVS
 - 5. Magic for Layout and Floorplanning
 - 6. Qflow RTL2GDS integration
 - 7. OpenSTA & Opentimer Pre-layout and Post-layout Static timing analysis
- 3. There will be some additional PDK's and scripts needed for workshop, which will downloaded LIVE.
- 4. For additional help to install all tools on Windows using Linux virtual box, students can refer to below course

https://www.vlsisystemdesign.com/vsd-a-complete-guide-to-install-open-source-eda-tools/