



From RISC-V architecture to Layout

Introductory blog – Let's rock and roll.

Kunal Ghosh


```

kunal@kunal-VirtualBox: ~/Desktop/verilator/verilator/verilator-4.01 $ cat main.c
#include <stdio.h>
void main(int argc, char *argv)
{
    int i, temp;
    temp = 10;
    printf("temp = %d\n", temp);
    temp = temp + 1;
    printf("temp = %d\n", temp);
}

kunal@kunal-VirtualBox: ~/Desktop/verilator/verilator-4.01 $ riscv64-unknown-elf-objdump -D main.o
main.o          File format ELF64-LittleEndian

Disassembly of section .text:
0000000000000000 <main>:
...
0000000000000001 <main>:
01: 7179          0001  10, 10, -48
02: 7422          00  48, 48(0)
03: 2000          0000  48, 48, 48
04: f7a5c29      90  48, 48(0)
05: f040320     40  48, -48(0)
06: 0000300      10  48, -48(0)
07: 420a          4111  45, 45, 43
08: 0043300      16  44, -48(0)
09: f70a          0001  45, 45, 41
10: 430c          10  45, 45(2)
11: f0f0429     90  45, -24(0)
12: 0000300      16  45, -48(0)
13: 4305          0001  45, 45, 1
14: 430a          0111  45, 45, 43
15: 0043300      16  44, -48(0)
16: 430a          0001  45, 45, 45

```

One important abstraction, as shown above, is the interface between lowest level software (see instructions like addi, slli, etc. in above image) and hardware (See below). This lowest level software is therefore called as instruction set architecture (ISA) or simply architecture.

‘Picorv32’ is a cpu core that implements RISC-V architecture (which will be more evident as we continue with the upcoming course). Implementation is a hardware, which follows architecture abstraction. See RTL snippet in below image –

```

kunal@kunal-VirtualBox: ~/Desktop/verilator/verilator/verilator-4.01 $ cat main.c
#include <stdio.h>
void main(int argc, char *argv)
{
    int i, temp;
    temp = 10;
    printf("temp = %d\n", temp);
    temp = temp + 1;
    printf("temp = %d\n", temp);
}

kunal@kunal-VirtualBox: ~/Desktop/verilator/verilator-4.01 $ riscv64-unknown-elf-objdump -D main.o
main.o          File format ELF64-LittleEndian

Disassembly of section .text:
0000000000000000 <main>:
...
0000000000000001 <main>:
01: 7179          0001  10, 10, -48
02: 7422          00  48, 48(0)
03: 2000          0000  48, 48, 48
04: f7a5c29      90  48, 48(0)
05: f040320     40  48, -48(0)
06: 0000300      10  48, -48(0)
07: 420a          4111  45, 45, 43
08: 0043300      16  44, -48(0)
09: f70a          0001  45, 45, 41
10: 430c          10  45, 45(2)
11: f0f0429     90  45, -24(0)
12: 0000300      16  45, -48(0)
13: 4305          0001  45, 45, 1
14: 430a          0111  45, 45, 43
15: 0043300      16  44, -48(0)
16: 430a          0001  45, 45, 45

```


```

module picorv32 #(
    parameter [0:0] ENABLE_COUNTERS = 1,
    parameter [0:0] ENABLE_COUNTERS2 = 1,
    parameter [0:0] ENABLE_REGS = 1,
    parameter [0:0] ENABLE_REGS2 = 1,
    parameter [0:0] LATCHES_MEM = 1,
    parameter [0:0] TWO_STAGE_SLI = 1,
    parameter [0:0] BABELL_SHIFT = 1,
    parameter [0:0] TWO_CYCLE_COMP = 1,
    parameter [0:0] TWO_CYCLE_ALL = 1,
    parameter [0:0] COMPRESSED_IO = 1,
    parameter [0:0] CATCH_RISA10 = 1,
    parameter [0:0] CATCH_TL1001 = 1
);


always @(posedge clk) begin
    // Instruction Fetch
    is_lui_misp_jal <= ((instr_lui, instr_misp, instr_jal);
    is_lui_misp_jal_jalr_addi_add_sub <= ((instr_lui, instr_misp, instr_jal, instr_jalr, instr_addi, instr_add, instr_sub);
    is_slli_sli_slt <= ((instr_slli, instr_sli, instr_slt);
    is_sltiu_blti_sltu <= ((instr_sltiu, instr_blti, instr_sltu);
    is_lbu_lbu_lw <= ((instr_lbu, instr_lbu, instr_lw);
    is_compar <= ((is_beq_bne_bif_bne_bifu_bneui, instr_slti, instr_slt, instr_sltiu, instr_sltu);

    if (mem_do_rinst && mem_done) begin
        instr_lui    <= mem_rdata_latched[0] == 7'b0010111;
        instr_misp   <= mem_rdata_latched[0] == 7'b0010111;
        instr_jal    <= mem_rdata_latched[0] == 1'b1111111;
        instr_jalr   <= mem_rdata_latched[0] == 2'b1010111 && mem_rdata_latched[1:2] == 1'b000;
        instr_addi   <= mem_rdata_latched[0] == 7'b0001011 && mem_rdata_latched[1:2] == 7'b0000010 && ENABLE_IPU;
        instr_add    <= mem_rdata_latched[0] == 7'b0001011 && mem_rdata_latched[1:2] == 7'b0000010 && ENABLE_IPU;
    end
end

```

If you observe closely, hardware understands only 1's and 0's and, believe it or not, there was an era, when first programmers did communicate with computers using binary numbers. That's tedious, right? Very quickly, some notations like add, sub, and many more were invented, and they replaced binary numbers shown as below: Here the combination of binary numbers instruct the hardware to add numbers in registers x10 and x6, and place the result in x6.




Just like this, there are hundreds of instruction sets being architected and the entire set of instructions are proprietary, like, ARM architecture for mobiles, x86 architecture for

servers, and many more. Similarly, RISC-V is a new set of instructions, that is developed in Computer Science division of EECS department at University of California, Berkeley and now, it is all set to become standard open architecture for industries

Going a level below, once you define an architecture, you would need a CPU core (to being with, an RTL) that implements and understands RISC-V instructions. In simple terms, the hardware should process binary machine language of a RISC-V command like ‘add’ and store results in some register which will be further processed by an IO.

The above RTL then needs to be run through a PNR tool chain to produce the layout, ready for fabrication. The below image covers it all:

Hence, we divide our set of courses in 3 parts as shown below:



Isn't this interesting? Yes, it is. **“You are building a processor from scratch”**
So here I announce about my 3 new courses

1. Introduction to risc-v instruction set architecture – Thanks to **SiFive** for helping me out on this
2. RTL implementation and synthesis of risc-v – Thanks to **Clifford Wolf**
3. RTL2GDS of picorv32 – Thanks to **Tim Edwards** from opencircuitdesign.com

All you need to do is ‘Stay Tuned’ to below site for course announcement. It will be a journey of lifetime, you would never forget

I will keep you posted with the links. Till then happy learning...