Switching threshold – Clock buffer

Kunal Ghosh

CMOS Logic so robust… I can give you 4 instances of this

1) **Vary PMOS width size to its maximum, keeping NMOS width constant and with couple of SPICE simulations**, it reveals a minimal variation on '**switching threshold (Vm)**', while the functionality remains intact. Below 2 images has some SPICE simulations and numbers from experiments, I performed in my course "Circuit Design & SPICE simulations"



SPICE waveform : Wn=Wp=0.375u,
Ln,p=0.25u device
(Wn/Ln=Wp/Lp = 1.5)

SPICE waveform : Wn=0.375, Wp=0.9375u,
Ln,p=0.25u device
(Wn/Ln=1.5, Wp/Lp = 3.75)

Static behavior Evaluation : CMOS inverter Robustness
1. Switching Threshold, Vm

Wp/Lp	x.Wn/Ln	Rise delay	Fall delay	Vm
Wp/Lp	Wn/Ln	148ps	71ps	0.99v
Wp/Lp	2Wn/Ln	80ps	76ps	1.2v
Wp/Lp	3Wn/Ln	57ps	80ps	1.25v
Wp/Lp	4Wn/Ln	45ps	84ps	1.35v
Wp/Lp	5Wn/Ln	37ps	88ps	1.4v

Approximately equal rise-fall delay
Typical characteristics for a clock inverter/buffer

Vm is the point where Vin = Vout

2) Vary PMOS width size to its maximum, keeping NMOS width constant and with couple of SPICE simulations, it's also revealed that '**noise margin**' has hardly any variation, while functionality remains intact. Watch!!!

Static behavior Evaluation : CMOS inverter Robustness
2. Noise Margin, NM_H and NM_L

Wp/Lp	x.Wn/Ln
Wp/Lp	Wn/Ln
Wp/Lp	2Wn/Ln
Wp/Lp	3Wn/Ln
Wp/Lp	4Wn/Ln
Wp/Lp	5Wn/Ln

NM_H	NM_L
0.35	0.3



Vm = 1.2v



Wp/Lp	x.Wn/Ln	NM_H	NM_L	Vm
Wp/Lp	Wn/Ln	0.3	0.3	0.99v
Wp/Lp	2Wn/Ln	0.35	0.3	1.2v
Wp/Lp	3Wn/Ln	0.4	0.3	1.25v
Wp/Lp	4Wn/Ln	0.42	0.27	1.35v
Wp/Lp	5Wn/Ln	0.42	0.27	1.4v

3) **Vary power supply voltage (in full range, from slightly above threshold voltage till full supply VDD), keeping NMOS/PMOS width constant, the gain improves, while functionality is still intact**. Watch!!



4) Now, vary, PMOS width from **Max to Min**, while vary NMOS width from **Min to Max** at same time, and there is very little impact in '**switching threshold'** and '**noise margin'**, while functionality is still intact. Watch!!





"Remember, the storm is a good opportunity for the pine and the cypress to show their strength and stability" — Ho Chi Minh

So, what is that storm, that will cause a CMOS logic to become unstable – may be a '**glitch'**. I have given enough hint for you to figure out that. Well, that would one of the key topics of my next course, when I go for dynamic simulations.

And here's more reason to be happy to discover what **defines a buffer/inverter as clock cell or regular cell**.

This is also, a common question that STA engineers have while hearing about **clock path full of clock buffers/inverters**. Well, let me try to begin to answer it over here

In last post, I talked about the robustness of CMOS logic in terms of switching threshold (i.e. a voltage at which Vin = Vout), and below table summarizes it all



"On a side note" – it's always possible to hand-calculate the value of switching threshold, if you know the sizes of transistors. Below image will give a straight forward equation to do that (if it looks complex, don't worry, it has nothing to do with this post, you can safely scroll over :))



Alternatively, if you want to **design your CMOS inverter around certain switching threshold**, you can do that as well. Below equation will help to obtain the same (Again, if you do not follow this equation, just scroll over:), you can always learn about it in my [Circuit design course]())



Moving on … If you observe the below table, you will find out, that **if PMOS is twice the NMOS in a CMOS inverter**, you get the switching threshold close to middle of your supply voltage, and you also get a **benefit of equal rise-fall time of that inverter.** Same logic applies for buffer as well



Wp/Lp	x.Wn/Ln	Rise delay	Fall delay	Vm
Wp/Lp	Wn/Ln	148ps	71ps	0.99v
Wp/Lp	2Wn/Ln	80ps	76ps	1.2v
Wp/Lp	3Wn/Ln	57ps	80ps	1.25v
Wp/Lp	4Wn/Ln	45ps	84ps	1.35v
Wp/Lp	5Wn/Ln	37ps	88ps	1.4v

If you recollect the below image from my clock tree synthesis course, where the clock signal from clock port got disturbed at flop clock pin



I had solved this problem using **a clock cell, whose rise-fall delay was exactly** (or approximately) the same