https://www.vlsisystemdesign.com/maze-routing-lees-algorithm/ 2025-05-30T06:09:22+00:00 daily 0.6 https://www.vlsisystemdesign.com/spef-format-part-1/ 2025-05-30T06:12:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/spef-format-part-2/ 2017-07-08T05:19:34+00:00 daily 0.6 https://www.vlsisystemdesign.com/spef-format-part-3/ 2017-07-08T05:19:37+00:00 daily 0.6 https://www.vlsisystemdesign.com/clk-to-q-delay-library-setup-and-hold-time-part-1/ 2017-07-08T05:22:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/clk-to-q-delay-library-setup-and-hold-time-part-2/ 2017-07-08T05:22:20+00:00 daily 0.6 https://www.vlsisystemdesign.com/regular-buffer-vs-clock-buffer-part-1/ 2017-07-08T05:25:02+00:00 daily 0.6 https://www.vlsisystemdesign.com/regular-buffer-vs-clock-buffer-part-2/ 2017-07-08T05:25:06+00:00 daily 0.6 https://www.vlsisystemdesign.com/regular-buffer-vs-clock-buffer-part-3/ 2017-07-08T05:25:09+00:00 daily 0.6 https://www.vlsisystemdesign.com/on-chip-variation-ocv-part-1/ 2017-07-08T05:30:02+00:00 daily 0.6 https://www.vlsisystemdesign.com/on-chip-variation-ocv-part-2/ 2017-07-08T05:30:07+00:00 daily 0.6 https://www.vlsisystemdesign.com/on-chip-variation-ocv-part-3/ 2017-07-08T05:30:13+00:00 daily 0.6 https://www.vlsisystemdesign.com/on-chip-variation-ocv-part-4/ 2017-07-08T05:30:17+00:00 daily 0.6 https://www.vlsisystemdesign.com/common-clock-path-pessimism-removal-cppr-part-1/ 2017-07-06T10:56:31+00:00 daily 0.6 https://www.vlsisystemdesign.com/common-clock-path-pessimism-removal-cppr-part-2/ 2017-07-06T10:56:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/common-clock-path-pessimism-removal-cppr-part-3/ 2017-07-06T10:56:25+00:00 daily 0.6 https://www.vlsisystemdesign.com/common-clock-path-pessimism-removal-cppr-part-4/ 2017-07-06T10:56:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/signal-integrity-si-glitch-part-1/ 2017-07-08T05:33:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/signal-integrity-si-glitch-part-2/ 2017-07-08T05:34:00+00:00 daily 0.6 https://www.vlsisystemdesign.com/signal-integrity-si-glitch-part-3/ 2017-07-08T05:34:01+00:00 daily 0.6 https://www.vlsisystemdesign.com/a-whole-new-world-spice/ 2017-07-14T14:06:00+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-big-question/ 2017-07-14T14:06:10+00:00 daily 0.6 https://www.vlsisystemdesign.com/circuit-design-spice-simulations/ 2017-07-14T14:06:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/next-big-thing-online-spice-simulations/ 2017-07-14T14:06:31+00:00 daily 0.6 https://www.vlsisystemdesign.com/wondered-how-simply-can-layout-be-drawn-from-scratch/ 2017-06-29T15:14:14+00:00 daily 0.6 https://www.vlsisystemdesign.com/design-rule-check-looks-complex-but-easy-to-code/ 2017-06-03T18:30:17+00:00 daily 0.6 https://www.vlsisystemdesign.com/cmos-vtc-believe-it-or-not-you-use-it-daily-part-1/ 2017-07-06T05:34:39+00:00 daily 0.6 https://www.vlsisystemdesign.com/cmos-vtc-believe-it-or-not-you-use-it-daily-part-2/ 2017-07-06T05:49:40+00:00 daily 0.6 https://www.vlsisystemdesign.com/cmos-vtc-believe-it-or-not-you-use-it-daily-part-3/ 2017-07-06T05:50:36+00:00 daily 0.6 https://www.vlsisystemdesign.com/cmos-vtc-believe-it-or-not-you-use-it-daily-part-4-sent-friday-september-18-2015/ 2017-07-06T05:51:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/power-aware-clock-tree-synthesis-part-1/ 2017-07-02T17:35:18+00:00 daily 0.6 https://www.vlsisystemdesign.com/power-aware-clock-tree-synthesis-part-2/ 2017-07-02T17:34:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/power-aware-clock-tree-synthesis-part-3/ 2017-07-02T17:34:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/power-aware-clock-tree-synthesis-part-4/ 2017-07-02T17:33:57+00:00 daily 0.6 https://www.vlsisystemdesign.com/thats-why-i-love-cmos-logic/ 2017-07-15T12:24:11+00:00 daily 0.6 https://www.vlsisystemdesign.com/switching-threshold-clock-buffer-the-relationship-starts-here/ 2017-07-15T12:24:07+00:00 daily 0.6 https://www.vlsisystemdesign.com/japan-silent-but-strong-players-of-semiconductor-industry/ 2017-06-02T02:27:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/inception-of-intel-inside/ 2017-06-02T05:58:04+00:00 daily 0.6 https://www.vlsisystemdesign.com/first-things-first-timing-graph/ 2017-07-02T17:37:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/first-things-first-timing-graph-part-2/ 2017-07-02T17:38:09+00:00 daily 0.6 https://www.vlsisystemdesign.com/jitter-analysis-using-eye-diagram-part-1/ 2017-05-09T11:56:26+00:00 daily 0.6 https://www.vlsisystemdesign.com/my-biggest-challenge-do-i-have-money-to-build-better-chips/ 2017-05-09T12:18:44+00:00 daily 0.6 https://www.vlsisystemdesign.com/some-real-good-news-for-designers-registered-in-my-courses/ 2017-06-03T19:01:40+00:00 daily 0.6 https://www.vlsisystemdesign.com/yes-i-have-money-to-build-better-chips/ 2017-06-29T15:05:31+00:00 daily 0.6 https://www.vlsisystemdesign.com/generated-clock-master-clock-lets-make-it-simple-part-1/ 2017-07-02T17:32:41+00:00 daily 0.6 https://www.vlsisystemdesign.com/generated-clock-master-clock-lets-make-it-simple-part-2/ 2018-01-02T10:52:00+00:00 daily 0.6 https://www.vlsisystemdesign.com/generated-clock-master-clock-lets-make-it-simple-part-3/ 2018-01-02T10:51:56+00:00 daily 0.6 https://www.vlsisystemdesign.com/lets-do-some-magic/ 2017-06-25T17:45:48+00:00 daily 0.6 https://www.vlsisystemdesign.com/wondered-how-simply-can-layout-be-drawn-from-scratch-2/ 2017-06-25T13:24:00+00:00 daily 0.6 https://www.vlsisystemdesign.com/we-are-close-just-wait-n-watch/ 2017-06-25T05:24:30+00:00 daily 0.6 https://www.vlsisystemdesign.com/16-mask-process-looks-complex-not-anymore-part1-2/ 2017-07-08T05:16:20+00:00 daily 0.6 https://www.vlsisystemdesign.com/16-mask-process-looks-complex-not-anymore-part2-2/ 2017-07-08T05:16:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/art-of-layout-eulers-path-and-stick-diagram-part-1/ 2017-07-02T17:36:02+00:00 daily 0.6 https://www.vlsisystemdesign.com/art-of-layout-eulers-path-and-stick-diagram-part-2/ 2017-11-17T05:35:55+00:00 daily 0.6 https://www.vlsisystemdesign.com/art-of-layout-eulers-path-and-stick-diagram-part-3/ 2017-11-17T05:35:55+00:00 daily 0.6 https://www.vlsisystemdesign.com/hey-is-your-laptop-ready-to-design-a-chip/ 2017-06-25T03:21:00+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-curious-case-of-interface-analysis/ 2017-06-25T03:08:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/clock-gating-analysis-why-what-how/ 2017-07-14T04:42:03+00:00 daily 0.6 https://www.vlsisystemdesign.com/latch-based-clock-gating-clock-gating-analysis-revisited/ 2017-06-23T12:56:20+00:00 daily 0.6 https://www.vlsisystemdesign.com/a-video-blog-on-latch-based-clock-gating-and-integrated-clock-gate-cell/ 2017-06-23T12:38:57+00:00 daily 0.6 https://www.vlsisystemdesign.com/world-celebrates-its-2017th-year-and-we-celebrate-our-6th/ 2017-02-18T03:07:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/ever-seen-a-blended-video-blog-on-interface-timing-analysis-heres-one-for-you/ 2017-06-23T12:35:25+00:00 daily 0.6 https://www.vlsisystemdesign.com/myself-reset-synchronizer-i-synchronize-the-asynchronous/ 2017-06-23T08:18:47+00:00 daily 0.6 https://www.vlsisystemdesign.com/latch-timing-beg-borrow-or-steal/ 2017-06-22T12:53:33+00:00 daily 0.6 https://www.vlsisystemdesign.com/20ps-clock_tran-60ps-ever-wondered-whats-the-real-reason/ 2017-06-22T12:40:20+00:00 daily 0.6 https://www.vlsisystemdesign.com/timing-libraries-this-is-where-body-and-soul-meets/ 2017-06-21T10:05:18+00:00 daily 0.6 https://www.vlsisystemdesign.com/vlsisystemdesign-com-re-created-revamped-and-re-published-its-cooler-now/ 2017-06-21T09:54:06+00:00 daily 0.6 https://www.vlsisystemdesign.com/did-you-scale-down-high-interconnect-impedance-ccs-timing/ 2017-06-02T18:24:07+00:00 daily 0.6 https://www.vlsisystemdesign.com/lets-talk-about-currents-punch-through-effect/ 2017-06-09T05:56:56+00:00 daily 0.6 https://www.vlsisystemdesign.com/fossee-iitb-project-esim-tool-from-2015-vision-to-2017-reality/ 2017-02-17T13:07:25+00:00 daily 0.6 https://www.vlsisystemdesign.com/hey-its-time-you-take-charge-of-your-design/ 2017-06-09T05:24:21+00:00 daily 0.6 https://www.vlsisystemdesign.com/eulers-path-eulers-circuit-pull-up-pull-down-vlsi-layout-are-all-connected-part1-2/ 2017-06-25T04:44:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/memory-tristate-and-library-characterization-how-are-all-connected/ 2017-10-03T08:35:11+00:00 daily 0.6 https://www.vlsisystemdesign.com/first-ever-sta-workshop-using-open-source-tools-in-bangalore/ 2017-03-10T01:22:27+00:00 daily 0.6 https://www.vlsisystemdesign.com/a-great-day-at-sta-workshop-my-two-cents-on-freshers-and-recruiters/ 2017-03-27T10:27:58+00:00 daily 0.6 https://www.vlsisystemdesign.com/are-you-analyzing-noise-then-meet-me-i-am-ccc/ 2017-08-22T02:09:26+00:00 daily 0.6 https://www.vlsisystemdesign.com/want-to-protect-your-transistor-meet-tie-hi-cell/ 2017-07-29T09:50:57+00:00 daily 0.6 https://www.vlsisystemdesign.com/propagated-noise-lets-clear-this-once-and-for-all/ 2017-08-02T07:26:04+00:00 daily 0.6 https://www.vlsisystemdesign.com/it-was-not-just-workshop-it-was-relationship/ 2017-04-13T18:36:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/lets-unveil-few-more-static-power/ 2017-07-10T05:56:05+00:00 daily 0.6 https://www.vlsisystemdesign.com/vlsi-interviews-or-deep-concepts-this-one-covers-it-all/ 2017-05-30T01:14:17+00:00 daily 0.6 https://www.vlsisystemdesign.com/i-am-hidden-but-i-exist-dynamic-power-dissipation-in-cmos/ 2017-07-28T10:07:33+00:00 daily 0.6 https://www.vlsisystemdesign.com/worried-about-liberty-basics-lets-start-from-ground-zero/ 2017-07-28T09:59:23+00:00 daily 0.6 https://www.vlsisystemdesign.com/about-me/ 2017-04-30T15:45:17+00:00 daily 0.6 https://www.vlsisystemdesign.com/designer-details/ 2019-06-01T03:51:01+00:00 daily 0.6 https://www.vlsisystemdesign.com/feedback-form/ 2019-06-01T03:52:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/vivo-a-popular-ccs-noise-model-to-find-delay-change/ 2017-07-23T05:19:16+00:00 daily 0.6 https://www.vlsisystemdesign.com/meet-our-technology-partners/ 2017-08-09T01:21:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/orconf-2017-an-olympic-like-platform-for-open-source/ 2017-10-10T10:09:06+00:00 daily 0.6 https://www.vlsisystemdesign.com/set_multi_cpu_usage-localcpu-8/ 2017-10-10T10:08:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/read_sdc-clock-constraints/ 2017-10-27T12:59:37+00:00 daily 0.6 https://www.vlsisystemdesign.com/report-qor-quality-of-results/ 2017-10-12T15:57:16+00:00 daily 0.6 https://www.vlsisystemdesign.com/from-risc-v-architecture-to-layout-coming-soon/ 2017-12-27T06:31:42+00:00 daily 0.6 https://www.vlsisystemdesign.com/video-of-my-speech-at-england-on-open-source-eda-conference/ 2017-10-27T12:36:05+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdsynth-an-unique-ui-for-synthesis-and-pre-layout-timing/ 2017-10-30T05:05:15+00:00 daily 0.6 https://www.vlsisystemdesign.com/risc-v-introductory-blog-lets-rock-and-roll/ 2017-12-27T06:32:28+00:00 daily 0.6 https://www.vlsisystemdesign.com/lets-analyze-numbers-risc-v-doubleword/ 2017-12-27T06:44:41+00:00 daily 0.6 https://www.vlsisystemdesign.com/why-risc-v-architecture-has-32-registers/ 2017-12-28T02:39:33+00:00 daily 0.6 https://www.vlsisystemdesign.com/abi-get-this-one-right-risc-v-is-all-yours/ 2017-12-28T02:40:48+00:00 daily 0.6 https://www.vlsisystemdesign.com/bottoms-up-from-sta-to-risc-v-architecture/ 2018-05-17T02:51:31+00:00 daily 0.6 https://www.vlsisystemdesign.com/risc-v-cpu-core-place-route-at-0-using-industry-grade-eda-tools/ 2018-05-17T02:51:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/wanna-quick-solution-to-identify-overflows-use-risc-v-branches/ 2018-05-17T02:51:16+00:00 daily 0.6 https://www.vlsisystemdesign.com/facts-about-below-open-source-eda-tool/ 2018-05-17T02:51:06+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-perfect-launch-by-kunal-and-rajeev/ 2018-05-17T02:50:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/proton-an-online-pnr-tool-built-out-of-trust-and-commitment/ 2018-05-17T02:50:31+00:00 daily 0.6 https://www.vlsisystemdesign.com/committed-in-2011-delivered-in-2018/ 2018-05-17T02:50:18+00:00 daily 0.6 https://www.vlsisystemdesign.com/ppa-power-performance-area-card/ 2018-05-17T02:50:01+00:00 daily 0.6 https://www.vlsisystemdesign.com/%e6%b2%a1%e6%9c%89%e4%bd%a0%e7%9a%84%e6%94%af%e6%8c%81%ef%bc%8c%e8%bf%99%e6%98%af%e4%b8%8d%e5%8f%af%e8%83%bd%e7%9a%84/ 2018-05-17T02:49:56+00:00 daily 0.6 https://www.vlsisystemdesign.com/from-vlsi-to-system-design-soc-the-choice-of-spi/ 2018-05-17T02:48:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-beauty-of-slack-based-timing-eco/ 2018-05-17T02:48:35+00:00 daily 0.6 https://www.vlsisystemdesign.com/machine-intelligence-webinar-overview/ 2018-05-17T02:48:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/listen-from-ceo-architect-himself-on-machine-learning/ 2018-05-17T02:48:08+00:00 daily 0.6 https://www.vlsisystemdesign.com/lets-predict-futureand-built-it/ 2018-05-17T02:47:57+00:00 daily 0.6 https://www.vlsisystemdesign.com/characterize-level-shifter-it-cant-get-simpler-than-this/ 2018-05-17T02:47:41+00:00 daily 0.6 https://www.vlsisystemdesign.com/use-this-tool-for-pnr-its-free/ 2018-05-17T02:47:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/risc-v-waterfall-diagram-and-hazards/ 2018-05-17T02:46:59+00:00 daily 0.6 https://www.vlsisystemdesign.com/machine-learning-contest-and-the-winner-is/ 2018-05-17T02:46:46+00:00 daily 0.6 https://www.vlsisystemdesign.com/can-you-approve-my-floorplan/ 2018-05-17T02:45:35+00:00 daily 0.6 https://www.vlsisystemdesign.com/distributed-timing-analysis-webinar/ 2018-05-22T06:29:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/what-is-set_multi_cpu_usage-in-physical-design-or-sta/ 2018-05-24T06:50:21+00:00 daily 0.6 https://www.vlsisystemdesign.com/efabless-is-backwith-synth-pd-drc-lvsand-a-working-chip/ 2018-06-14T05:51:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/wanna-fix-drc-notch-violations-there-you-go/ 2018-06-01T01:58:34+00:00 daily 0.6 https://www.vlsisystemdesign.com/a-prestigious-day-for-us-it-can-be-for-you/ 2018-06-07T10:42:14+00:00 daily 0.6 https://www.vlsisystemdesign.com/symposium-iii-floorplanning-of-digital-ics-for-best-area/ 2018-06-11T03:12:07+00:00 daily 0.6 https://www.vlsisystemdesign.com/dac2018-at-san-francisco-on-24th-june/ 2018-06-14T06:15:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/symposium-i-front-end-open-source-eda-tool-flows-for-ic-design-and-verification/ 2018-07-03T06:45:34+00:00 daily 0.6 https://www.vlsisystemdesign.com/symposium-v-machine-intelligence-in-eda-cad-applications/ 2018-06-24T10:53:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/symposium-vi-standard-cell-layout-characterization/ 2018-06-24T10:52:15+00:00 daily 0.6 https://www.vlsisystemdesign.com/symposium-iv-place-and-route-of-digital-ics-for-best-ppa/ 2018-06-24T20:41:48+00:00 daily 0.6 https://www.vlsisystemdesign.com/an-overview-of-design-automation-conference-dac-2018/ 2018-07-03T06:07:30+00:00 daily 0.6 https://www.vlsisystemdesign.com/chennai-we-are-coming-to-you-for-next-risc-v-workshop/ 2018-07-07T10:08:08+00:00 daily 0.6 https://www.vlsisystemdesign.com/inception-of-bias-in-ieee754-floating-point-standard/ 2018-07-15T11:14:56+00:00 daily 0.6 https://www.vlsisystemdesign.com/a-tribute-to-opensource-eda-and-isa/ 2018-07-15T11:33:03+00:00 daily 0.6 https://www.vlsisystemdesign.com/risc-v-workshop-iit-madras-day-1/ 2018-07-22T04:40:43+00:00 daily 0.6 https://www.vlsisystemdesign.com/risc-v-workshop-iit-madras-day-2/ 2018-07-22T04:51:11+00:00 daily 0.6 https://www.vlsisystemdesign.com/opensource-hierarchical-physical-design-update-on-risc-v-soc/ 2018-07-24T07:55:08+00:00 daily 0.6 https://www.vlsisystemdesign.com/from-concept-to-algorithm-risc-v-floating-point-addition/ 2018-07-27T08:19:16+00:00 daily 0.6 https://www.vlsisystemdesign.com/risc-v-enters-india-and-vsd-personally-invite-you/ 2018-10-09T09:41:36+00:00 daily 0.6 https://www.vlsisystemdesign.com/sifive-riscv-symposium-day-1-blockbuster-opening-at-hyderabad/ 2018-08-29T02:49:36+00:00 daily 0.6 https://www.vlsisystemdesign.com/sifive-riscv-symposium-day-2-bangalore-the-land-of-ai-ml/ 2018-08-29T06:55:59+00:00 daily 0.6 https://www.vlsisystemdesign.com/rapid-physical-ic-implementation/ 2018-10-09T09:28:11+00:00 daily 0.6 https://www.vlsisystemdesign.com/padframe-generator-for-rtl2gds-flow/ 2018-10-09T09:34:06+00:00 daily 0.6 https://www.vlsisystemdesign.com/coverage-driven-functional-verification-on-risc-v-cores/ 2018-10-09T09:39:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/iitm-student-registration/ 2018-10-23T09:48:47+00:00 daily 0.6 https://www.vlsisystemdesign.com/keynote-1-a-new-golden-age-for-computer-architecture-history-challenges-and-opportunities/ 2018-10-30T08:50:27+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2018-keynote-2-professional-growth-with-acm-sigda-xiaobo-sharon-hu/ 2018-10-30T08:50:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/tau-2019-contest-announcement/ 2018-10-30T09:18:06+00:00 daily 0.6 https://www.vlsisystemdesign.com/paper-1-padframe-generator-for-qflow/ 2018-10-30T10:05:23+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2018-keynote-3-applying-open-community-innovation-to-hardware-product-creation/ 2018-10-31T12:01:59+00:00 daily 0.6 https://www.vlsisystemdesign.com/paper-2-pnr-for-digital-core-ic-to-pads-using-cloud-based-eda-tool/ 2018-11-01T06:49:57+00:00 daily 0.6 https://www.vlsisystemdesign.com/paper-3-coverage-driven-functional-verification-on-risc-v-cores/ 2018-11-01T12:15:06+00:00 daily 0.6 https://www.vlsisystemdesign.com/paper-4-rapid-physical-implementation-and-integration-using-efabless-platform/ 2018-11-01T12:37:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/paper-5-introduction-to-tl-ver-front-end-symposium/ 2018-11-01T13:02:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/paper-6-formally-verifying-warp-v-an-open-source-tl-verilog-risc-v-core-generator/ 2018-11-01T13:53:50+00:00 daily 0.6 https://www.vlsisystemdesign.com/paper-7-top-down-transaction-level-design-with-tl-verilog/ 2018-11-03T04:21:45+00:00 daily 0.6 https://www.vlsisystemdesign.com/conclusion-time-to-productize-and-monetize-your-open-source-idea-with-vsd/ 2018-11-03T04:39:30+00:00 daily 0.6 https://www.vlsisystemdesign.com/history-etched-with-vsdopen2018-first-vlsi-online-conference/ 2018-11-05T17:28:30+00:00 daily 0.6 https://www.vlsisystemdesign.com/a-new-golden-age-for-computer-architecture-by-prof-david-patterson/ 2018-11-13T04:24:03+00:00 daily 0.6 https://www.vlsisystemdesign.com/opensource-eda-tool-installation-issue-resolved/ 2018-11-24T12:00:08+00:00 daily 0.6 https://www.vlsisystemdesign.com/keynote-1continued-inception-of-intel-8086/ 2018-12-04T01:50:56+00:00 daily 0.6 https://www.vlsisystemdesign.com/made-in-india-shakti-processor-on-vsdflow-now-thats-exciting/ 2019-11-19T06:58:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/after-shakti-processor-another-master-stroke-by-prof-v-kamakoti/ 2019-01-03T05:26:58+00:00 daily 0.6 https://www.vlsisystemdesign.com/lets-re-think-open-source-eda-core-and-die/ 2019-02-21T15:21:43+00:00 daily 0.6 https://www.vlsisystemdesign.com/re-define-pad-placement-using-open-source-eda/ 2019-02-21T15:33:52+00:00 daily 0.6 https://www.vlsisystemdesign.com/think-about-pre-placed-cells-and-power-ring-generation-in-opensource-eda/ 2019-02-21T15:41:27+00:00 daily 0.6 https://www.vlsisystemdesign.com/now-thats-the-beauty-of-open-source/ 2019-02-21T15:44:39+00:00 daily 0.6 https://www.vlsisystemdesign.com/how-about-pre-route-and-power-grid-generation-in-opensource-eda/ 2019-07-25T05:11:07+00:00 daily 0.6 https://www.vlsisystemdesign.com/default-rules-based-clock-tree-synthesis-in-open-source-eda/ 2019-03-15T07:29:50+00:00 daily 0.6 https://www.vlsisystemdesign.com/selective-non-default-rules-based-clock-tree-synthesis-using-open-source-eda/ 2019-07-25T05:03:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/i-wanna-talk-to-hardwarei-need-embedded-software-engineer/ 2019-07-25T04:51:08+00:00 daily 0.6 https://www.vlsisystemdesign.com/are-you-ready-for-embedded-uvm-webinar/ 2019-05-31T06:18:34+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-horrible-std-cell-ever-designed-by-me/ 2019-06-04T05:39:20+00:00 daily 0.6 https://www.vlsisystemdesign.com/how-about-benchmarking-opensource-opensta-against/ 2019-06-28T18:02:08+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdflow-on-centos-is-ready/ 2019-07-25T04:45:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/probable-errors-while-installing-vsdflow-and-its-solutions/ 2019-07-08T00:56:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/magic-layout-faq-psubstratecontact-and-nsubstratecontact/ 2019-07-25T04:42:16+00:00 daily 0.6 https://www.vlsisystemdesign.com/magic-layout-faq-where-are-colors-in-vlsi-layout-coming-from/ 2019-07-25T05:20:36+00:00 daily 0.6 https://www.vlsisystemdesign.com/magic-layout-faqs-extract-to-spice/ 2019-08-09T01:36:14+00:00 daily 0.6 https://www.vlsisystemdesign.com/want-to-know-history-and-future-of-semi-conductors-attend-vsdopen2019/ 2019-10-16T09:40:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2019-keynote-2-growing-momentum-and-opportunity-of-risc-v-open-architecture/ 2019-10-21T17:22:45+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2019-keynote-3-fabless-the-transformation-of-the-semiconductor-industry/ 2019-10-22T08:30:37+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2019-invited-talks-by-industry-expertise-chips-alliance/ 2019-10-24T05:41:39+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2019-demo-1-raven-chip-first-time-silicon-success-with-qflow-and-efabless/ 2019-10-25T02:18:55+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2019-demo-2-the-pulp-project-in-15-minutes/ 2019-11-04T04:59:16+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsopen-2019-demo-3-boom-the-berkeley-out-of-order-machine-by-berkeley-university/ 2019-11-04T05:13:03+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen-2019-talks-by-open-source-tool-developers/ 2019-11-06T05:07:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen2019-invited-talks-by-open-source-tool-developers/ 2019-11-05T06:11:57+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsd-comes-to-mumbai-on-19th-february/ 2020-02-03T13:07:58+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-heart-is-missing/ 2020-03-12T05:18:30+00:00 daily 0.6 https://www.vlsisystemdesign.com/let-knowledge-win/ 2020-03-28T14:32:11+00:00 daily 0.6 https://www.vlsisystemdesign.com/opensource-ip-bank-that-is-our-internship-program/ 2020-05-01T11:58:43+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsd-is-now-intelligent-vsd/ 2020-05-12T05:45:59+00:00 daily 0.6 https://www.vlsisystemdesign.com/mixed-signal-pnr-flow-using-openlane-sky130nm-process/ 2020-08-28T03:14:22+00:00 daily 0.6 https://www.vlsisystemdesign.com/2nd-mile-stone-in-field-open-source-open-lane-eda-google-sky130/ 2020-08-30T14:38:14+00:00 daily 0.6 https://www.vlsisystemdesign.com/3rd-mile-stone-in-1-week-in-field-of-open-source-4kb-sram-design/ 2020-08-31T03:00:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/4th-mile-stone-35-risc-v-cores-in-5-days-can-you-believe-it/ 2020-09-02T09:15:18+00:00 daily 0.6 https://www.vlsisystemdesign.com/5th-mile-stone-in-field-of-open-source-another-compact-sram/ 2020-09-03T09:51:00+00:00 daily 0.6 https://www.vlsisystemdesign.com/6th-mile-stone-in-field-of-open-source-free-vlsi-tool-installation-course/ 2020-09-05T05:56:23+00:00 daily 0.6 https://www.vlsisystemdesign.com/7th-mile-stone-in-open-source-analog-ip-design-10-bit-dac/ 2020-09-06T12:36:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/8th-mile-stone-a-story-of-2kbps-line-and-8x-clock-multiplier/ 2020-09-08T02:51:05+00:00 daily 0.6 https://www.vlsisystemdesign.com/indias-esdm-and-worlds-open-source-vision/ 2020-09-09T13:39:12+00:00 daily 0.6 https://www.vlsisystemdesign.com/kunal-150-students-have-decided-to-upskill-in-vlsi/ 2020-09-29T02:34:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/foundry-ips-vs-macros-10years-to-solve-this-query/ 2020-11-22T07:55:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/ever-heard-of-chip-design-pentagon/ 2020-11-23T17:39:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/13-year-old-nicholas-sharkey-creates-a-risc-v-core/ 2020-11-25T04:55:35+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-training-the-internship-and-finally-the-tape-out-vsd-silicon-proven-model/ 2021-02-22T07:13:47+00:00 daily 0.6 https://www.vlsisystemdesign.com/what-is-ip-design-internship-ever-visited-pizza-hut/ 2021-02-22T07:19:50+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsd-aims-to-tackle-global-chip-designer-shortage/ 2021-02-23T07:51:21+00:00 daily 0.6 https://www.vlsisystemdesign.com/what-i-did-in-8weeks-vsd-internship-bandgap-v1/ 2021-02-24T05:28:43+00:00 daily 0.6 https://www.vlsisystemdesign.com/graph-extractor-spice-netlist-euler-path-generator/ 2021-02-24T05:27:13+00:00 daily 0.6 https://www.vlsisystemdesign.com/design-sram-2-5ns-openram/ 2021-02-25T02:50:50+00:00 daily 0.6 https://www.vlsisystemdesign.com/10bit-dac-osu180nm/ 2021-02-26T04:44:17+00:00 daily 0.6 https://www.vlsisystemdesign.com/what-i-did-in-8-weeks-vsd-internship-power-analysis-tool-using-tcl/ 2021-03-03T05:10:03+00:00 daily 0.6 https://www.vlsisystemdesign.com/opensource-power-analysis-tool-using-python-engine/ 2021-03-03T06:46:57+00:00 daily 0.6 https://www.vlsisystemdesign.com/what-i-did-in-5-day-vsd-workshop-designed-basic-risc-v-core/ 2021-03-18T01:02:18+00:00 daily 0.6 https://www.vlsisystemdesign.com/learn-tl-verilog-and-risc-v/ 2021-03-11T14:57:28+00:00 daily 0.6 https://www.vlsisystemdesign.com/onchippll-using-sky130/ 2021-03-12T14:24:24+00:00 daily 0.6 https://www.vlsisystemdesign.com/what-i-did-in-the-5-day-advanced-physical-design-workshop-experiencing-the-freedom-within-expanding-boundaries/ 2021-05-04T03:11:10+00:00 daily 0.6 https://www.vlsisystemdesign.com/pll_tapeout_blog/ 2021-08-02T06:33:22+00:00 daily 0.6 https://www.vlsisystemdesign.com/chip-tape-out-not-a-dream-anymore-vsd-students-prove-it-again/ 2021-08-31T14:55:13+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdbabysoc/ 2021-09-23T16:26:12+00:00 daily 0.6 https://www.vlsisystemdesign.com/vezzal/ 2021-09-26T13:09:22+00:00 daily 0.6 https://www.vlsisystemdesign.com/skywater130-spec-to-gds-workshop-details/ 2021-11-26T07:25:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/verilator-verification/ 2022-01-10T11:02:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsd-hdp-on-tensor-core-a-risc-v-vector-accelerator-for-deep-learning-applications/ 2022-02-07T11:05:34+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsd-hackathon-verification/ 2022-07-02T03:20:36+00:00 daily 0.6 https://www.vlsisystemdesign.com/design-verification-hackathon-means-what/ 2022-07-07T03:59:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/opencore-org-encyclopedia-to-begin-the-hackathon/ 2022-07-09T05:12:27+00:00 daily 0.6 https://www.vlsisystemdesign.com/random-verification-in-hardware-a-primer/ 2022-07-11T03:04:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/why-is-a-physical-design-workshop-important-for-education/ 2022-12-24T05:31:01+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsd-iiit-bangalore/ 2022-09-14T06:14:13+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen2022skill/ 2022-10-11T15:26:52+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopenskill2/ 2022-10-13T05:44:16+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdsquadron/ 2023-01-10T05:37:51+00:00 daily 0.6 https://www.vlsisystemdesign.com/limitations-of-gpt-like-models-in-ic-design-process-and-need-of-opensource-pdks-vsd-hdp/ 2023-01-28T12:45:13+00:00 daily 0.6 https://www.vlsisystemdesign.com/from-software-to-silicon-the-fusion-of-programming-and-chip-design/ 2023-03-01T05:16:36+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdsquadron-empowering-learners-with-open-source-technology-and-vlsi-risc-v-skills/ 2023-04-04T11:50:29+00:00 daily 0.6 https://www.vlsisystemdesign.com/embeddedvsdsquadron/ 2023-05-09T17:29:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/why-you-need-vsdsquadron/ 2023-05-13T03:36:41+00:00 daily 0.6 https://www.vlsisystemdesign.com/from-efy-magazine-to-vsdsquadron-vsds-journey-through-the-electronics-interview-circuit/ 2023-08-11T15:37:47+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen2023-think-big-with-the-risc-v-product-development-hackathon-a-call-to-young-india/ 2023-10-06T07:51:46+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsdopen2023-where-risc-v-dreams-turn-into-product-reality/ 2023-10-06T07:50:13+00:00 daily 0.6 https://www.vlsisystemdesign.com/14-30/ 2024-02-21T15:13:00+00:00 daily 0.6 https://www.vlsisystemdesign.com/nasscom-positions-vsd-at-the-forefront-of-vlsi-skilling-initiatives-in-india/ 2024-03-11T06:55:52+00:00 daily 0.6 https://www.vlsisystemdesign.com/smart-door-using-ir-sensor-and-servo-motor/ 2024-03-20T13:39:18+00:00 daily 0.6 https://www.vlsisystemdesign.com/implementing-moisture-sensor-using-vsdsquadron-mini/ 2024-03-20T13:38:48+00:00 daily 0.6 https://www.vlsisystemdesign.com/binary-to-gray-code-converter-using-vsdsquadron-mini/ 2024-03-20T13:38:19+00:00 daily 0.6 https://www.vlsisystemdesign.com/implementing-2-bit-array-multiplier-using-vsdsquadron-mini/ 2024-03-20T13:37:50+00:00 daily 0.6 https://www.vlsisystemdesign.com/object-detector-using-ultrasonic-sensor/ 2024-03-20T13:36:53+00:00 daily 0.6 https://www.vlsisystemdesign.com/platformio-i2c-proof-of-concept-poc-for-vsdsquadron-mini/ 2024-05-09T08:19:14+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-power-of-an-intense-vlsi-program-by-sfal-vsd/ 2024-04-02T04:51:50+00:00 daily 0.6 https://www.vlsisystemdesign.com/home-automation-using-arduino-iot-cloud/ 2024-05-09T06:18:10+00:00 daily 0.6 https://www.vlsisystemdesign.com/over-the-airota-programmer-for-vsdsquadron-mini-board-using-nodemcu-1-0-esp-12e/ 2024-05-09T08:18:05+00:00 daily 0.6 https://www.vlsisystemdesign.com/smart-dustbin-using-vsdsquadron-mini/ 2024-05-04T06:57:49+00:00 daily 0.6 https://www.vlsisystemdesign.com/implementing-full-adder-using-vsdsquadron-mini/ 2024-05-13T05:55:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/implementing-full-subtractor-using-vsdsquadron-mini/ 2024-05-20T07:25:55+00:00 daily 0.6 https://www.vlsisystemdesign.com/motion-detection-system-using-pir-sensor-and-vsdsquadron-mini/ 2024-05-20T07:48:32+00:00 daily 0.6 https://www.vlsisystemdesign.com/verifying-the-functionality-of-vsd-mini-squadron-board-by-implementing-a-centade-0-99-bcd-counter/ 2024-05-20T07:51:25+00:00 daily 0.6 https://www.vlsisystemdesign.com/automatic-light-system/ 2024-05-20T08:01:17+00:00 daily 0.6 https://www.vlsisystemdesign.com/implementation-of-2-bit-comparator-using-vsdsquadron-mini-board/ 2024-05-21T07:03:27+00:00 daily 0.6 https://www.vlsisystemdesign.com/led-brightness-control-program-using-pwmled-brightness-control-program-using-pwm/ 2024-06-01T12:12:05+00:00 daily 0.6 https://www.vlsisystemdesign.com/shape-tomorrows-technology-today-elcia-hackathon-awaits-you/ 2024-06-11T12:54:27+00:00 daily 0.6 https://www.vlsisystemdesign.com/lifi-lock/ 2025-08-15T14:20:34+00:00 daily 0.6 https://www.vlsisystemdesign.com/bluetooth-automated-smart-access/ 2024-07-05T10:35:13+00:00 daily 0.6 https://www.vlsisystemdesign.com/parkinsense/ 2024-07-05T10:18:33+00:00 daily 0.6 https://www.vlsisystemdesign.com/colorimeter/ 2024-07-05T10:11:18+00:00 daily 0.6 https://www.vlsisystemdesign.com/advanced-easy-to-use-burgler-alarm/ 2024-07-05T10:08:44+00:00 daily 0.6 https://www.vlsisystemdesign.com/home-safety-system/ 2024-07-05T10:05:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/water-level-monitoring-and-control-in-water-tank/ 2024-07-05T10:03:04+00:00 daily 0.6 https://www.vlsisystemdesign.com/smart-plant-care-using-the-vsd_squadron-mini-board/ 2024-07-05T10:00:30+00:00 daily 0.6 https://www.vlsisystemdesign.com/secure-saiyan/ 2024-07-05T09:57:54+00:00 daily 0.6 https://www.vlsisystemdesign.com/risc-v-mini-game-console/ 2024-07-05T09:53:38+00:00 daily 0.6 https://www.vlsisystemdesign.com/making-a-game-console-using-vsdsquadron-mini/ 2024-07-05T09:50:04+00:00 daily 0.6 https://www.vlsisystemdesign.com/real-time-implementation-of-bitnetmcu/ 2024-07-04T10:01:58+00:00 daily 0.6 https://www.vlsisystemdesign.com/the-future-of-chip-design-the-next-generation-is-already-ahead/ 2024-08-19T15:56:58+00:00 daily 0.6 https://www.vlsisystemdesign.com/vsd-iesa/ 2025-03-08T14:12:14+00:00 daily 0.6 https://www.vlsisystemdesign.com/50-basic-questions-to-prepare-in-sequential-circuits/ 2026-04-02T13:55:31+00:00 daily 0.6 https://www.vlsisystemdesign.com/40-basic-questions-to-prepare-in-combinational-circuits/ 2026-04-02T13:56:28+00:00 daily 0.6